US6281739B1 - Fuse circuit and redundant decoder - Google Patents
Fuse circuit and redundant decoder Download PDFInfo
- Publication number
- US6281739B1 US6281739B1 US09/347,418 US34741899A US6281739B1 US 6281739 B1 US6281739 B1 US 6281739B1 US 34741899 A US34741899 A US 34741899A US 6281739 B1 US6281739 B1 US 6281739B1
- Authority
- US
- United States
- Prior art keywords
- circuit
- fuse
- voltage
- address
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000004044 response Effects 0.000 claims description 5
- 239000002131 composite material Substances 0.000 claims description 3
- 238000012360 testing method Methods 0.000 description 17
- 230000002950 deficient Effects 0.000 description 15
- 230000001360 synchronised effect Effects 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 7
- 230000007547 defect Effects 0.000 description 4
- 238000007599 discharging Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 102100035606 Beta-casein Human genes 0.000 description 1
- 101000947120 Homo sapiens Beta-casein Proteins 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a fuse circuit and redundant decoder, in particular, ones that are used for a memory device.
- DRAM Dynamic Random Access Memory
- the redundant circuit acts as a circuit which replaces it with a spare memory element (a redundant cell).
- a defective memory element a defective memory cell
- the redundant circuit acts as a circuit which replaces it with a spare memory element (a redundant cell).
- the redundant circuit As the corresponding address is entered, the defective memory element is detected and access to the element is prevented. In turn, the redundant cell is accessed, making it seem from the outside as if the defect never existed.
- the redundant circuit replaces a defective memory cell with a redundant cell. Accordingly, the redundant circuit must have the capacity to continuously monitor each of the addresses supplied from outside the semiconductor memory device, and detect the address corresponding to the defective memory cell.
- An example of a circuit with the above detection capacity is generally attained using a fuse-based, programmable circuit.
- Japanese Patent Application Laid-open No. Hei-8-96594 discloses such a programmable circuit.
- the programmable circuit has two fuses for each of the bits that make up the address signal.
- the programmable circuit is programmed to operate in a certain circuit pattern, by cutting off either one of the two fuses.
- each fuse can be set up to be either conductive or not, according to the configuration of each of the bits making up the address signal. For example, when one of the bits is high level, its corresponding fuse is set to be non-conductive, whereas when it is low level, its corresponding fuse is set to be conductive.
- an address signal which makes all the fuses corresponding to the respective bits non-conductive, can be detected. Therefore, programming a specific address as a defective address allows its corresponding address signal to be always monitored and detected.
- each bit of a defective address is memorized as either “1” or “0” by either cutting off or not the corresponding single fuse.
- the initializing step right after energizing, stores the above defective address memorized, in a volatile, holding circuit. According to this system, the number of necessary fuses are practically halved, compared to the aforementioned system, due to the fact that only a single fuse for each of the bits that make up the defective address is necessary.
- the above system requires an additional operation such as the initializing operation, which is performed right after energizing, even though the number of fuses can be largely reduced. More specifically, the initializing operation is performed in such a manner that electric current paths are generated for the respective fuses in response to an initial signal (a reset signal), which has entered the chip. Thereafter, whether or not an electric current can flow through each fuse is detected so as to store resulting data in a volatile, holding circuit such as a flip-flop circuit.
- Japanese Patent Application Laid-open No. Hei-5-101673 discloses such a circuit as shown in FIG. 18, as an example.
- an initializing circuit 1801 outputs a high level signal at a fixed time period during the initializing operation. (The initializing circuit 1801 outputs a low level signal for the other time period)
- the initializing circuit 1801 provides a high level signal for a contact 1800 within the device initializing time. Accordingly, a contact 1805 becomes a low level, thus turning on the p-channel MOS transistor 1802 . However, since the fuse 1803 is cut off, the level of the contact 1800 becomes low when the signal from the initializing circuit 1801 returns to the low level.
- the circuit in FIG. 18 has a problem in that an unnecessary electric current (a leakage current) must flow through the electric current path via the high-impedance resistor 1807 and the p-channel MOS transistor 1802 . This state results from the fact that the transistor 1802 is on.
- Japanese Patent Application Laid-open No. Hei-8-321197 discloses a fuse circuit as illustrated in FIG. 19, which completely prevents a leakage current from flowing even if the fuse is incompletely cut off.
- the circuit in FIG. 19 prevents a leakage current from flowing, which results from the fuse being incompletely cut off, by detecting the event of energizing, and also whether or not a fuse is completely cut off after the energizing has been stably made at a predetermined timing.
- a power-on signal generating circuit 1900 in FIG. 19 is stably energized and outputs a power-on signal 1905 , the other circuits detect the state of the fuse 1904 .
- FIG. 20 illustrates the waveforms of respective signals in the circuit in FIG. 19 when the circuit is energized.
- the power-on signal 1905 keeps on increasing in its voltage parallel to the increase in magnitude of the supply voltage VCC, until the magnitude reaches a predetermined level. When the magnitude reaches this level, the power-on signal 1905 becomes the grounded level.
- a gate control circuit 1901 Upon reception of the power-on signal 1905 , a gate control circuit 1901 outputs both a pre-charging signal 1906 and a discharging signal 1907 .
- the pre-charging signal 1906 increases in its voltage parallel to the increase in the voltage of the power-on signal 1905 .
- it goes down sharply to and stays at the grounded level within a predetermined time period, t 1 , also parallel to the decrease in the voltage of the power-on signal 1905 .
- the discharging signal 1907 increases in its voltage parallel to the increase in the voltage of power-on signal 1905 .
- the n-channel MOS transistor 1903 is on whereas the p-channel MOS transistor 1902 is off, as during energizing, in accordance with the voltage levels of the signals 1907 and 2006 .
- the pre-charge signal 1906 goes up to the supply voltage VCC immediately after the predetermined time period, t 1 , causing the p-channel MOS transistor 1902 to turn off and stays off in the subsequent, steady state. Therefore, an unnecessary electric current (a leakage current) does not flow, even if the fuse 1904 is incompletely cut off, due to the fact that a possible leakage current-flow pa this not generated.
- FIG. 21 illustrates the signal waveforms generated in the circuit in FIG. 19, where the supply voltage VCC goes up very slowly.
- the supply voltage VCC is supplied to the power-on signal generating circuit 1900 in FIG. 19, which then detects whether or not the steady state is reached.
- the power-on signal generating circuit 1900 may wrongly determine that the energizing has entered a steady state. This leads to the output of an incompletely rising signal to a gate control circuit 1901 , and causes the abnormal outputs of the pre-charging signal 1906 and the discharging signal 1907 , to be generated by the gate control circuit 1901 .
- the contact 1908 is not normally initialized either.
- the voltage at the contact 1908 does not reach the supply voltage level VCC if the fuse 1904 is not cut off.
- the gate control circuit 1901 cannot output the normal signals 1906 and 1907 with normal level transition. This also causes a problem where the circuit relevant to the fuse cannot be normally initialized.
- an objective of the present invention is to provide a fuse circuit, which is surely initialized without an unnecessary electric current flow.
- a fuse circuit comprising the following: a first voltage supplying circuit, which receives the first initializing signal generated during the time for setting a device operating mode; a second voltage supplying circuit, which receives the second initializing signal generated during the time for setting a device operating mode; a fuse, which is made of a material such as a polycrystalline silicon layer, and which is cut off as necessary for programming, and which is connected between the first voltage supplying circuit and the second voltage supplying circuit; and a hold/driver circuit, which is connected to the contact of the first voltage supplying circuit and the fuse.
- the first voltage supplying circuit provides a first voltage for the contact in conformity with the first initializing signal.
- the second voltage supplying circuit provides a second voltage for the contact in conformity with the second initializing signal.
- the hold/driver circuit holds either the first voltage supplied or the second voltage supplied, and outputs it.
- the voltage at the contact can be fixed or programmed to be either the first voltage or the second voltage by cutting off the fuse or not. It is preferable that the first and the second voltage supplying circuit are both made up of a plurality of MOS transistors.
- the hold/driver circuit is comprised of several inverters, and the composite of a pair of inverters is a flip-flop circuit. The flip-flop circuit holds the voltage fixed at the contact.
- the above fuse circuit receives only an active, first initializing signal, thus allowing an operating test to be done in the state where the fuse is cut off. Furthermore, by adding the third voltage supplying circuit to the aforementioned contact, the contact can be initialized to become a third voltage in conformity with the third initializing signal.
- a redundant decoder programming a replacing address and determining whether to use or not a redundant circuit, by using either one of the above fuse circuits. Furthermore, multiple, redundant decoders are provided programming a plurality of independent, replacing addresses, by selectively cutting off the fuses.
- FIG. 1 illustrates the configuration of a fuse circuit, according to an embodiment of the present invention
- FIG. 2 illustrates the configuration of a fuse circuit, which is made up of MOS transistors, according to an embodiment of the present invention
- FIG. 3 illustrates the configuration of a synchronous DRAM, according to an embodiment of the present invention
- FIG. 4 is a timing-chart showing the operation of both the fuse circuit in FIG. 2 and the synchronous DRAM in FIG. 3, according to an embodiment of the present invention
- FIG. 5 illustrates the configuration of a fuse circuit, which is made up of MOS transistors, according to an embodiment of the present invention
- FIG. 6 illustrates the configuration of a synchronous DRAM, wherein the fuse circuit, according to the present invention, is used in the column redundant circuits;
- FIG. 7 illustrates the configuration of the first column redundant circuit in FIG. 6
- FIG. 8 illustrates the configuration of the second column redundant circuit in FIG. 6
- FIG. 9 illustrates the detailed configuration of the address programming fuse circuits in FIGS. 7 and 8;
- FIG. 10 illustrates the detailed configuration of the column redundancy enabling fuse circuits in FIGS. 7 and 8;
- FIG. 11 is a timing-chart showing the operation of a redundant decoder
- FIG. 12 illustrates the configuration of the address programming fuse circuit, according to the embodiment of the present invention, explaining a test which determines whether or not a defect exists in a redundant memory cell; wherein the address programming fuse circuit programs the column address, Y 0 , of the first column redundant circuit;
- FIG. 13 illustrates the configuration of the address programming fuse circuit, according to the embodiment of the present invention, explaining a test which determines whether or not a defect exists in a redundant memory cell; wherein the address programming fuse circuit programs the column address, Y 0 , of the second column redundant circuit;
- FIG. 14 is a timing-chart showing the operation in a test mode wherein whether or not a defect exists in the redundant memory cell is determined;
- FIG. 15 is timing chart showing the operation of generating a replacing signal in response to a read command
- FIG. 16 illustrates the configuration of a fuse circuit, which can set up the level of a programmable contact to a desired one
- FIG. 17 illustrates the detailed configuration of the fuse circuit in FIG. 16
- FIG. 18 illustrates the configuration of an example of the conventional fuse circuit
- FIG. 19 illustrates the configuration of another example of the conventional fuse circuit
- FIG. 20 illustrates the waveforms of the signals generated in the circuit in FIG. 19 when energizing the circuit
- FIG. 21 illustrates the waveforms of the signals generated in the circuit in FIG. 19 when a supply voltage goes up very slowly.
- FIG. 1 illustrates the configuration of a fuse circuit, according to the embodiment of the present invention.
- the fuse circuit is made up of a first voltage supplying circuit 101 , a second voltage supplying circuit 102 , a fuse 103 , and a hold/driver circuit 106 .
- the first voltage supplying circuit 101 inputs the first initializing signal 104 generated at the same time when the operating mode of a device such as a memory device, which includes the fuse circuit, is set.
- the second voltage supplying circuit 102 inputs the second initializing signal 105 generated at also the same time the device operating mode is set.
- the fuse 103 is connected between the first voltage supplying circuit and the second voltage circuit.
- the hold/driver circuit 106 is connected to the contact between the first voltage supplying circuit 101 and the fuse 103 .
- the first voltage supplying circuit 101 Upon reception of the first initializing signal 104 , the first voltage supplying circuit 101 provides the contact 100 with the firs t voltage. Upon reception of the second initializing signal 105 , the second voltage supplying circuit 102 provides the contact 100 with the second voltage.
- the hold/driver circuit 106 is made up of a hold circuit, which holds a determined voltage at the contact 100 , and a driver which drives an output signal 107 or the one held by the hold circuit.
- FIG. 2 illustrates the configuration of the fuse circuit, according to the embodiment of the present invention, which is made up of MOS transistors.
- the source electrode of a p-channel MOS transistor 201 which makes up the first voltage supplying circuit, is connected to a power supply Vcc or a high voltage supply.
- the drain electrode is connected to one of the terminals of the fuse 203 , which is made from a layer of polycrystal silicon.
- the first initializing signal 104 enters the gate electrode of the p-channel MOS transistor 201 .
- the source electrode of a p-channel MOS transistor 202 which makes up the second voltage supplying circuit, is connected to a power supply GND which is grounded, whereas the drain electrode is connected to the other terminal of the fuse 203 . Moreover, the second initializing signal 105 enters the gate electrode of the p-channel MOS transistor 202 .
- the hold/driver circuit 206 which is connected to both the drain electrode of th e p-channel MOS transistor 201 and one of t he terminals of the fuse 203 , via the contact 200 , is made up of three inverters: A, B, and C.
- the p-channel MOS transistor 201 upon reception of the first initializing signal 104 , the p-channel MOS transistor 201 provides the contact 200 with the first voltage or a high supply voltage VCC.
- the p-channel MOS transistor 202 Upon reception of the second initializing signal 105 , the p-channel MOS transistor 202 provides the contact 200 with the second voltage or a low supply voltage (grounding voltage GND).
- both transistors 201 and 202 turn off.
- the voltage reached is held by a flip-flop, made up of two inverters A and B in the hold/driver circuit 206 .
- the inverter C in the hold/driver circuit 206 then drives the resulting output signal 207 .
- both transistors 201 and 202 turn off at the point when the voltage of the contact 200 has reached either the first voltage or the second voltage, an unnecessary, electric current path is not generated, thus preventing an occurrence of a unnecessary current flow (a leakage current flow).
- the fuse circuit of the embodiment internally generates a fuse circuit initializing signal, upon reception of an initializing signal, thereby fixing an internally programmed value of the fuse circuit itself.
- FIG. 3 illustrates the configuration of an operating mode setting circuit in the synchronous DRAM.
- the synchronous DRAM takes in the levels of command signals RASB, CASB, WEB, and CSB in sync with the rising edge of a system clock signal CLK, which is provided from outside, identifying a command represented by the combination of these levels.
- CLK system clock signal
- the synchronous DRAM 320 in FIG. 3, is comprised of an internal clock signal generating circuit 305 , a command decoder 300 , an operating mode setting circuit 302 , and a fuse circuit initializing-signal generating circuit 303 .
- the internal clock signal generating circuit 305 generates a clock signal 304 dependent upon the system clock CLK.
- the command decoder 300 decodes an input command, and generates an operating mode setting signal 301 .
- Both the operating mode setting circuit 302 and the fuse circuit initializing-signal generating circuit 303 receive the operating mode setting signal 301 .
- the fuse circuit initializing-signal generating circuit 303 outputs the first initializing signal 104 and the second initializing signal 105 , to the first voltage supplying circuit ( 101 in FIG. 1; 210 in FIG. 2) and the second voltage supplying circuit ( 102 in FIG. 1; 202 in FIG. 2 ), respectively. It is noted that the description and illustration of necessary, operating circuits (including the relevant signals) for the other possible commands are
- FIG. 4 is a timing-chart showing the operation of the above circuits in FIG. 3 . Since data of the operating mode is set in a mode register, we call the operation of setting the operating mode as MRS or mode register setting. In FIG. 4, the MRS is written accordingly, showing that the mode register is to be set.
- the fuse circuit initializing-signal generating circuit 303 Upon reception of the operating mode setting signal 301 , the fuse circuit initializing-signal generating circuit 303 generates and outputs the first initializing signal 104 (a low voltage level).
- the p-channel MOS transistor 201 accordingly turns on upon reception of the first initializing signal 104 (the low voltage level), driving the contact 200 to become a high voltage level.
- a high voltage level of the second initializing signal 105 is generated and output.
- the n-channel MOS transistor 202 turns on upon reception of the high voltage level of the second initializing signal 105 .
- the voltage level at the contact 200 is kept high.
- the level at the contact 200 is kept low.
- the second initializing signal 105 returns to the low level, thus turning off the n-channel MOS transistor 202 .
- the first initialing signal 104 is kept high, thus keeping the p-channel MOS transistor 201 off.
- a programmed value which is determined by either cutting off the fuse using a laser beam or not, is held by the latch circuit 206 , and is output as a signal 107 .
- FIG. 5 illustrates the configuration of a fuse circuit, which gives the opposite polarity of a programming value to that in FIG. 2 . It is noted that the identical elements in FIG. 5 to those in FIG. 2 are attached with the same reference numerals as those in FIG. 2 . Accordingly, the description of the same elements will be omitted.
- the first initializing signal 104 becomes active when it is high, whereas the second initializing signal 105 becomes active when it is low.
- the voltage level at the contact 500 is fixed to be low.
- the voltage level at the contact 500 is fixed to be high. Accordingly the output signal 507 is the high level.
- FIG. 6 illustrates the entire configuration of a synchronous DRAM with column redundant circuits, each using the fuse circuit, according to the present invention.
- the synchronous DRAM includes the command decoder, the fuse circuit initializing signal generating circuit, etc. as explained while referring to FIG. 3 .
- the first initializing signal 104 and the second initializing signal 105 enter the first column redundant circuit 603 and the second column redundant circuit 604 , respectively.
- the column redundant circuits 603 and 604 determine whether column address signals (Y 0 to Yi) 602 , which are taken by the address buffer circuit 600 , are equal to an address which should be replaced. If yes, the column redundant circuits 603 and 604 output respective replacing signals 605 and 606 . These signals make invalid the column decoder's ( 607 ) selection of data stored in memory cells 609 , but allow the selection of data stored in redundant memory cells 610 and 611 .
- FIG. 7 illustrates the configuration of the first column redundant circuit 603 .
- the address signals Y 0 to Yi are taken by address programming fuse circuits 700 - 0 to 700 - i.
- a logical address value is programmed in the address programming fuse circuits 700 - 0 to 700 - i by selectively cutting off fuses. If the input address signals are equal to the programmed address, the address programming fuse circuits 700 - 0 to 700 - i all output high levels of output signals 703 - 0 to 703 - i.
- the fuse In order for the column redundancy enabling fuse circuit 701 to replace the memory cell at a specific address with a spare one, the fuse is cut off, thus outputting a high level of enabling signal 704 .
- the output signals 703 - 0 to 703 - i , and the high level of enabling signal 704 enters the AND gate 702 . If input address signals are equal to the programmed address, which is set in the address programming fuse circuits 700 - 0 to 700 i , and the column redundancy enabling signal 704 is high level, then a high level replacing signal 605 is output.
- FIG. 8 illustrates the configuration of the second column redundant circuit 604 , which acts as a circuit in the same way as the one in FIG. 7 .
- the address signals Y 0 to Yi are taken by the address programming fuse circuits 800 - 0 to 800 - i.
- the address programming fuse circuits 800 - 0 to 800 - i are programmed by selectively cutting off fuses. If the input address signals are equal to the programmed address, the address programming fuse circuits 800 - 0 to 800 - i all output high levels of output signals 803 - 0 to 803 - i.
- the fuse In order for the column redundancy enabling fuse circuit 801 to replace the memory cell at a specific address with a spare one, the fuse is cut off, thus outputting a high level enabling signal 804 .
- the output signals 803 - 0 to 803 - i , and the high level of enabling signal 804 enters the AND gate 702 . If input address signals are equal to the programmed address, which is set in the address programming fuse circuits 800 - 0 to 800 i , and the column redundancy enabling signal 804 is high level, a high level of replacing signal 606 is output.
- FIG. 9 illustrates the detailed configuration of an address programming fuse circuit 900 (which is equal to each of the circuits 700 - 0 to 700 - i in FIG. 7, and 800 - 0 to 800 - i in FIG. 8 ).
- the address programming fuse circuit 900 uses a fuse circuit in the same way as the one in FIG. 2 .
- the programmed value is fixed with the help of the initializing signals 104 and 105 .
- the output signal 207 of the fuse circuit enters the gate electrodes of the respective p-channel MOS transistor 905 and the n-channel MOS transistor 906 , whereas the inverted output signal 207 enters the gate electrodes of the respective p-channel MOS transistor 903 and the n-channel MOS transistor 902 .
- the output signal of the fuse circuit 207 is a low level, in the case where the fuse 203 is not cut off.
- This output signal 207 allows the n-channel transfer gate 902 to turn on, and the p-channel transfer gate 903 to turn off, thus outputting an output signal 904 with the same logical value as that of the input address signal Yi. Specifically, when the input address signal Yi is high level, the output signal 904 is also high level. Conversely, when the input address signal Yi is low level, the output signal 904 is also low level. It is noted that the output signal 904 corresponds to each of the output signals 703 - 0 to 703 - i (in FIG. 7) and 803 - 0 to 803 - i (in FIG. 8 ).
- the output signal of the fuse circuit 207 is high level, in the case where the fuse 203 is cut off.
- This output signal 207 allows the n-channel transfer gate 902 to turn off, and the p-channel transfer gate 903 to turn on, thus outputting an output signal 904 with the opposite, logical value to that of input address signal Yi. Specifically, when the input address signal Yi is low level, the output signal 904 is high level. Conversely, when the input address signal Yi is high level, the output signal 904 is low level.
- FIG. 10 illustrates the configuration of a column redundancy enabling fuse circuit 1000 , which is an example of the detailed configuration of the column redundancy enabling fuse circuits 701 (in FIG. 7) and 801 (in FIG. 8 ).
- the column redundancy enabling fuse circuit 1000 in FIG. 10 uses the same type of fuse circuit as that shown in FIG. 2 .
- the programmed value is fixed with the help of the initializing signals 104 and 105 .
- the circuit 1000 outputs a low level signal ( 1001 ).
- the circuit outputs a high level signal ( 1001 ), thus allowing the respective output signals 703 - 0 to 703 - i (in FIG. 7) or the respective output signals 803 - 0 to 803 - i (in FIG. 8) to become valid.
- FIG. 11 is a timing-chart showing the operation of the redundant decoder.
- the signal 630 in FIG. 11 (i.e., the signal 630 , as shown in FIG. 6, that the command decoder 300 outputs to the address buffer 600 ) is a read command signal.
- READ refers to the input of the read command signal.
- the column address signals Y 0 to Yi are taken in, and data stored in the corresponding memory cell is read out.
- the read command signal 630 enters the address buffer circuit 600 , which then generates the column address signals Y 0 to Yi.
- the generated column address signals Y 0 to Yi enter the first column redundant circuit 603 , which then determines whether the column address signals Y 0 to Yi are equal to the replacing addresses, which has been programmed.
- the high level replacing signal 605 is output. Otherwise, if not, the low level replacing signal is output.
- FIGS. 12 and 13 illustrate the detailed configurations ( 1200 and 1300 ) of the respective address programming fuse circuits ( 700 - 3 and 800 - 3 ).
- the address programming fuse circuit 1200 programs a logical value corresponding to the column address Y 0 , which has entered the first column redundant circuit 603 , as shown in FIGS. 6 and 7.
- the output signal 207 of a fuse circuit made up of a latch circuit 206 (A, B, and C), MOS transistors 201 and 202 , and a fuse 203 , enters the gates of the p-channel MOS transistor 1205 and the n-channel MOS transistor 1206 .
- the opposite, logical signal to the output signal 207 enters the gates of the n-channel MOS transistor 1202 and the p-channel MOS transistor 1203 .
- the output signal 207 of the fuse circuit is high level in the case where the fuse 203 is cut off. This allows the n-channel transfer gate 1202 to turn off, and the p-channel transfer gate 1203 to turn on. Therefore, an output signal 1204 with the opposite, logical value to the column address Y 0 , is output.
- the address programming fuse circuit 1300 in FIG. 13 programs a logical value corresponding to the column address Y 0 , which has entered the second column redundant circuit 604 , as shown in FIGS. 6 and 8.
- the output signal 207 of the fuse circuit made up of a latch circuit 206 (A, B, and C), MOS transistors 201 and 202 , and a fuse 203 , enters the gates of the p-channel MOS transistor 1305 and the n-channel MOS transistor 1306 .
- the opposite, logical signal to the output signal 207 enters the gates of the n-channel MOS transistor 1302 and the p-channel MOS transistor 1303 .
- the output signal 207 of the fuse circuit is high level, in the case where the fuse 203 is cut off. This allows the n-channel transfer gate 1302 to turn off, and the p-channel transfer gate 1303 to turn on. Therefore, an output signal 1304 with the opposite, logical value to the column address Y 0 , is output.
- each of the address programming fuse circuits, 700 - 1 to 700 - i , and 800 - 1 to 800 - i is identical to that of the circuit in FIG. 9 .
- the logical address values corresponding to the column addresses Y 1 to Yi are accordingly all programmed to be the logical zero.
- the first column redundant circuit 603 programs all of the logical address values corresponding to the column addresses Y 1 to Yi, to be logically zero
- the second column redundant circuit 604 programs all of the logical address values corresponding to the column addresses Y 1 to Yi, to be logically one.
- Whether or not there is a defective, redundant cell is determined by entering a test mode.
- the entry to the test mode is done by setting the aforementioned mode setting register to a certain address value.
- FIG. 14 is a timing-chart showing the operation of the synchronous DRAM in FIG. 6 in the test mode.
- MRS (TEST) in FIG. 14 denotes a command for setting the mode register. It is noted that the description of the entry of a certain address value is omitted in FIG. 14 .
- the first column redundant circuit 603 programs all of the logical address values corresponding to the column addresses Y 1 to Yi, to be logically zero
- the second column redundant circuit 604 programs all of the logical address values corresponding to the column addresses Y 1 to Yi, to be logically one, in the case where the fuses in the first and the second column redundant circuit are all cut off. Therefore, when the synchronous DRAM 620 receives the column address made up of all “0s” and a read command at the same time, a test of reading out data stored in the redundant memory cell 610 (see FIG. 6) can be done.
- FIG. 15 is a timing-chart showing the above test for the redundant memory cells 610 and 611 .
- the first read command along with the column address made up of all “0s” enters the first column redundant circuit 603 . Since the column address entered is equal to the logical address value programmed in the first column redundant circuit 603 , the high level replacing signal 605 is output. This allows access to the redundant memory cell 610 .
- the second read command along with the column address made up of all “1s” enters the first column redundant circuit 604 . Since the column address entered is equal to the logical address value programmed in the second column redundant circuit 604 , a high level replacing signal 606 is output. This allows access to the redundant memory cell 611 .
- the embodiment, according to the present invention is featured with the logical configuration comprising a plurality of column redundant circuits, each programming a separate, logical address value by selectively cutting off the fuses, and each being initialized, in the test mode, into a state which is equivalent to the state where the fuses are all cut off.
- FIG. 16 illustrates a means, according to the present invention, which fixes the level of a contact 100 at a desired level in the test mode, whether or not the fuse 103 is cut off.
- the third voltage supplying circuit 1600 is added to a fuse circuit, made up of the first voltage supplying circuit 101 and the second voltage supplying circuit 102 .
- the third initializing signal 1601 enters the third voltage supplying circuit in only the test mode, thus controlling the level of the contact 100 at a desired level. Accordingly, the means can be initialized into even the state where the fuse is not cut off.
- FIG. 17 illustrates an example of the detailed configuration, made up of a plurality of MOS transistors, of the means in FIG. 16 .
- third initializing signal 1701 enters an n-channel MOS transistor 1700
- the transistor 1700 turns on, fixing a contact 200 to be low level (the grounding level).
- the low level is equivalent to the one in the case where the fuse 203 is not cut off.
- a binary voltage is supplied for the aforementioned contact, the voltage level (programmed value) at which is latched by a subsequent latch circuit, thus fixing the voltage level of the contact within only the device initializing time. Therefore, an unnecessary current path is not generated within the ordinary operation. This prevents the occurrence of an unnecessary, electric current flow, possibly caused by an incompletely cut-off fuse, which is cut off by a laser. In addition, there is a benefit in that no increase in current flow in a stand-by-mode is made. Moreover, a device including the fuse circuit, according to the present invention, can be normally and surely initialized during the device initializing time.
Abstract
Description
Claims (11)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10-190507 | 1998-07-06 | ||
JP19050798A JP3401522B2 (en) | 1998-07-06 | 1998-07-06 | Fuse circuit and redundant decoder circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
US6281739B1 true US6281739B1 (en) | 2001-08-28 |
Family
ID=16259250
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/347,418 Expired - Lifetime US6281739B1 (en) | 1998-07-06 | 1999-07-06 | Fuse circuit and redundant decoder |
Country Status (5)
Country | Link |
---|---|
US (1) | US6281739B1 (en) |
JP (1) | JP3401522B2 (en) |
KR (1) | KR100321654B1 (en) |
CN (1) | CN1126103C (en) |
TW (1) | TW434548B (en) |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6333666B2 (en) * | 1999-12-29 | 2001-12-25 | Hyundai Electronics Industries Co., Ltd. | Antifuse circuit being programmable by using no connection pin |
US6426668B1 (en) * | 2001-03-22 | 2002-07-30 | International Business Machines Corporation | Imbalanced sense amplifier fuse detection circuit |
US6489832B1 (en) * | 1999-10-01 | 2002-12-03 | Samsung Electronics Co., Ltd. | Chip information output circuit |
WO2003007308A1 (en) * | 2001-07-11 | 2003-01-23 | Infineon Technologies Ag | Zero static power programmable fuse cell for integrated circuits |
US20030065932A1 (en) * | 2000-01-18 | 2003-04-03 | Stefan Wallstab | Chip card circuit with monitored access to a test mode |
US6617874B2 (en) * | 2002-01-02 | 2003-09-09 | Intel Corporation | Power-up logic reference circuit and related method |
US20030185081A1 (en) * | 2001-07-11 | 2003-10-02 | Mr. Fan Yung Ma | Zero Static Power Fuse for Integrated Circuits |
US6654272B2 (en) | 2001-02-27 | 2003-11-25 | Micron Technology, Inc. | Flash cell fuse circuit |
US20040037131A1 (en) * | 2001-02-27 | 2004-02-26 | Micron Technology, Inc. | Flash cell fuse circuit |
US20040140835A1 (en) * | 2003-01-21 | 2004-07-22 | Gunther Lehmann | Multiple trip point fuse latch device and method |
US20040140542A1 (en) * | 1994-03-11 | 2004-07-22 | Silicon Bandwidth, Inc. | Prefabricated semiconductor chip carrier |
US6781437B2 (en) * | 2001-07-11 | 2004-08-24 | Infineon Technologies Aktiengesellschaft | Zero static power programmable fuse cell for integrated circuits |
US20050141301A1 (en) * | 2003-02-13 | 2005-06-30 | Fujitsu Limited | Semiconductor device and method of controlling the semiconductor device |
US20060062198A1 (en) * | 2004-09-17 | 2006-03-23 | Shoei-Lai Chen | Network wireless telephone system for MSN platform and method for applying the same |
US20060083099A1 (en) * | 2004-10-14 | 2006-04-20 | Bae Myung H | System and method for redundancy memory decoding |
US20060132183A1 (en) * | 2004-12-22 | 2006-06-22 | Dong-Jin Lim | Semiconductor device |
US20060146620A1 (en) * | 2003-09-16 | 2006-07-06 | Kabushiki Kaisha Toshiba | Semiconductor memory having a spare memory cell |
US20060202824A1 (en) * | 2005-02-04 | 2006-09-14 | Container Security Inc. | Electronic seal and method of shipping container tracking |
US7321518B1 (en) | 2004-01-15 | 2008-01-22 | Altera Corporation | Apparatus and methods for providing redundancy in integrated circuits |
US20080137251A1 (en) * | 2006-12-12 | 2008-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Repair circuitry with an enhanced ESD protection device |
US20080211513A1 (en) * | 2007-02-15 | 2008-09-04 | Stmicroelectronics, Inc. | Initiation of fuse sensing circuitry and storage of sensed fuse status information |
US20120086500A1 (en) * | 2010-10-08 | 2012-04-12 | Winbond Electronics Corp. | Fuse detecting apparatus |
WO2014137548A3 (en) * | 2013-03-05 | 2015-02-26 | International Business Machines Corporation | Electronic fuse cell and array |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4530527B2 (en) * | 2000-12-08 | 2010-08-25 | ルネサスエレクトロニクス株式会社 | Static semiconductor memory device |
JP2002203901A (en) * | 2000-12-27 | 2002-07-19 | Toshiba Microelectronics Corp | Fuse circuit |
KR100771533B1 (en) * | 2001-06-30 | 2007-10-31 | 주식회사 하이닉스반도체 | Circuit for cutting fuse |
KR100752645B1 (en) | 2005-06-25 | 2007-08-29 | 삼성전자주식회사 | Fuse circuit capable of cutting off leakage current path in fuse circuit |
KR20080095009A (en) * | 2007-04-23 | 2008-10-28 | 주식회사 하이닉스반도체 | Column redundancy circuit |
JP5160164B2 (en) * | 2007-08-06 | 2013-03-13 | ルネサスエレクトロニクス株式会社 | Fuse circuit |
CN101119108B (en) * | 2007-09-18 | 2014-03-19 | 钰创科技股份有限公司 | Fuse wire circuit |
JP5437658B2 (en) * | 2009-02-18 | 2014-03-12 | セイコーインスツル株式会社 | Data reading circuit and semiconductor memory device |
KR101110793B1 (en) * | 2009-07-01 | 2012-03-13 | 주식회사 하이닉스반도체 | Semiconductor device |
TWI556158B (en) * | 2013-08-21 | 2016-11-01 | 威盛電子股份有限公司 | Processing device and method for configuration data |
TWI552068B (en) * | 2013-08-21 | 2016-10-01 | 上海兆芯集成電路有限公司 | Processing device and method for configuration data |
US10535394B2 (en) * | 2017-07-20 | 2020-01-14 | Samsung Electronics Co., Ltd. | Memory device including dynamic voltage and frequency scaling switch and method of operating the same |
JP6360610B1 (en) | 2017-11-22 | 2018-07-18 | 力晶科技股▲ふん▼有限公司 | Redundant circuit for SRAM device, SRAM device, and semiconductor device |
JP6804493B2 (en) | 2018-07-19 | 2020-12-23 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | Memory device and memory peripheral circuit |
CN116580728A (en) * | 2023-07-14 | 2023-08-11 | 上海海栎创科技股份有限公司 | ROM output control circuit and method |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01165098A (en) | 1987-12-21 | 1989-06-29 | Hitachi Ltd | Program circuit |
JPH04147494A (en) | 1990-10-11 | 1992-05-20 | Nec Ic Microcomput Syst Ltd | Program circuit |
JPH05250892A (en) | 1992-03-05 | 1993-09-28 | Fujitsu Ltd | Redundant address generating circuit |
US5345110A (en) * | 1993-04-13 | 1994-09-06 | Micron Semiconductor, Inc. | Low-power fuse detect and latch circuit |
US5402390A (en) * | 1993-10-04 | 1995-03-28 | Texas Instruments Inc. | Fuse selectable timing signals for internal signal generators |
JPH0896594A (en) | 1994-09-28 | 1996-04-12 | Nec Corp | Semiconductor storage device |
US5566107A (en) * | 1995-05-05 | 1996-10-15 | Micron Technology, Inc. | Programmable circuit for enabling an associated circuit |
JPH08321197A (en) | 1995-05-26 | 1996-12-03 | Lg Semicon Co Ltd | Semiconductor memory element |
US5600277A (en) * | 1995-05-09 | 1997-02-04 | Texas Instruments Incorporated | Apparatus and method for a NMOS redundancy fuse passgate circuit using a VPP supply |
US5818285A (en) * | 1995-06-30 | 1998-10-06 | Samsung Electronics Co., Ltd. | Fuse signature circuits for microelectronic devices |
US5838624A (en) * | 1995-06-06 | 1998-11-17 | Integrated Device Technology, Inc. | Circuits for improving the reliability of antifuses in integrated circuits |
US5929691A (en) * | 1996-06-19 | 1999-07-27 | Samsung Eelectronics, Co., Ltd. | Mode setting circuit for a memory device |
US6037831A (en) * | 1998-03-30 | 2000-03-14 | Xerox Corporation | Fusible link circuit including a preview feature |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60129998A (en) * | 1984-09-14 | 1985-07-11 | Sharp Corp | Decoder circuit of redundancy constitution mos memory |
JP2663586B2 (en) * | 1988-11-28 | 1997-10-15 | 日本電気株式会社 | Memory circuit |
JP3123058B2 (en) * | 1990-04-23 | 2001-01-09 | 日本電気株式会社 | Semiconductor memory |
JP2637314B2 (en) * | 1991-08-30 | 1997-08-06 | 株式会社東芝 | Non-volatile memory circuit |
JP2994114B2 (en) * | 1991-10-08 | 1999-12-27 | 日本電気アイシーマイコンシステム株式会社 | Program circuit |
-
1998
- 1998-07-06 JP JP19050798A patent/JP3401522B2/en not_active Expired - Fee Related
-
1999
- 1999-07-05 TW TW088111483A patent/TW434548B/en not_active IP Right Cessation
- 1999-07-05 KR KR1019990026859A patent/KR100321654B1/en not_active IP Right Cessation
- 1999-07-06 US US09/347,418 patent/US6281739B1/en not_active Expired - Lifetime
- 1999-07-06 CN CN99109459A patent/CN1126103C/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01165098A (en) | 1987-12-21 | 1989-06-29 | Hitachi Ltd | Program circuit |
JPH04147494A (en) | 1990-10-11 | 1992-05-20 | Nec Ic Microcomput Syst Ltd | Program circuit |
JPH05250892A (en) | 1992-03-05 | 1993-09-28 | Fujitsu Ltd | Redundant address generating circuit |
US5345110A (en) * | 1993-04-13 | 1994-09-06 | Micron Semiconductor, Inc. | Low-power fuse detect and latch circuit |
US5402390A (en) * | 1993-10-04 | 1995-03-28 | Texas Instruments Inc. | Fuse selectable timing signals for internal signal generators |
JPH0896594A (en) | 1994-09-28 | 1996-04-12 | Nec Corp | Semiconductor storage device |
US5566107A (en) * | 1995-05-05 | 1996-10-15 | Micron Technology, Inc. | Programmable circuit for enabling an associated circuit |
US5600277A (en) * | 1995-05-09 | 1997-02-04 | Texas Instruments Incorporated | Apparatus and method for a NMOS redundancy fuse passgate circuit using a VPP supply |
JPH08321197A (en) | 1995-05-26 | 1996-12-03 | Lg Semicon Co Ltd | Semiconductor memory element |
US5838624A (en) * | 1995-06-06 | 1998-11-17 | Integrated Device Technology, Inc. | Circuits for improving the reliability of antifuses in integrated circuits |
US5818285A (en) * | 1995-06-30 | 1998-10-06 | Samsung Electronics Co., Ltd. | Fuse signature circuits for microelectronic devices |
US5929691A (en) * | 1996-06-19 | 1999-07-27 | Samsung Eelectronics, Co., Ltd. | Mode setting circuit for a memory device |
US6037831A (en) * | 1998-03-30 | 2000-03-14 | Xerox Corporation | Fusible link circuit including a preview feature |
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040140542A1 (en) * | 1994-03-11 | 2004-07-22 | Silicon Bandwidth, Inc. | Prefabricated semiconductor chip carrier |
US6489832B1 (en) * | 1999-10-01 | 2002-12-03 | Samsung Electronics Co., Ltd. | Chip information output circuit |
US6333666B2 (en) * | 1999-12-29 | 2001-12-25 | Hyundai Electronics Industries Co., Ltd. | Antifuse circuit being programmable by using no connection pin |
US20030065932A1 (en) * | 2000-01-18 | 2003-04-03 | Stefan Wallstab | Chip card circuit with monitored access to a test mode |
US6933742B2 (en) * | 2000-01-18 | 2005-08-23 | Infineon Technologies Ag | Chip card circuit with monitored access to a test mode |
US20040037131A1 (en) * | 2001-02-27 | 2004-02-26 | Micron Technology, Inc. | Flash cell fuse circuit |
US6845029B2 (en) | 2001-02-27 | 2005-01-18 | Micron Technology, Inc. | Flash cell fuse circuit |
US7002828B2 (en) | 2001-02-27 | 2006-02-21 | Micron Technology, Inc. | Flash cell fuse circuit |
US7277311B2 (en) | 2001-02-27 | 2007-10-02 | Micron Technology, Inc. | Flash cell fuse circuit |
US6654272B2 (en) | 2001-02-27 | 2003-11-25 | Micron Technology, Inc. | Flash cell fuse circuit |
US20060083061A1 (en) * | 2001-02-27 | 2006-04-20 | Goiovanni Santin | Flash cell fuse circuit |
US20040052121A1 (en) * | 2001-02-27 | 2004-03-18 | Micron Technology, Inc. | Flash cell fuse circuit |
US6426668B1 (en) * | 2001-03-22 | 2002-07-30 | International Business Machines Corporation | Imbalanced sense amplifier fuse detection circuit |
US6781437B2 (en) * | 2001-07-11 | 2004-08-24 | Infineon Technologies Aktiengesellschaft | Zero static power programmable fuse cell for integrated circuits |
US6603344B2 (en) | 2001-07-11 | 2003-08-05 | Infineon Technologies Ag | Zero static power programmable fuse cell for integrated circuits |
US6839298B2 (en) | 2001-07-11 | 2005-01-04 | Infineon Technologies Aktiengesellschaft | Zero static power fuse cell for integrated circuits |
WO2003007307A1 (en) * | 2001-07-11 | 2003-01-23 | Infineon Technologies Ag | Zero static power programmable fuse cell for integrated circuits |
WO2003007308A1 (en) * | 2001-07-11 | 2003-01-23 | Infineon Technologies Ag | Zero static power programmable fuse cell for integrated circuits |
US20030185081A1 (en) * | 2001-07-11 | 2003-10-02 | Mr. Fan Yung Ma | Zero Static Power Fuse for Integrated Circuits |
US6617874B2 (en) * | 2002-01-02 | 2003-09-09 | Intel Corporation | Power-up logic reference circuit and related method |
US6882202B2 (en) * | 2003-01-21 | 2005-04-19 | Infineon Technologies Ag | Multiple trip point fuse latch device and method |
US20040140835A1 (en) * | 2003-01-21 | 2004-07-22 | Gunther Lehmann | Multiple trip point fuse latch device and method |
US20050141301A1 (en) * | 2003-02-13 | 2005-06-30 | Fujitsu Limited | Semiconductor device and method of controlling the semiconductor device |
US7565518B2 (en) | 2003-02-13 | 2009-07-21 | Fujitsu Microelectronics Limited | Semiconductor device and method of controlling the semiconductor device |
EP1594140A1 (en) * | 2003-02-13 | 2005-11-09 | Fujitsu Limited | Semiconductor device and method for controlling semiconductor device |
EP1594140A4 (en) * | 2003-02-13 | 2006-12-06 | Fujitsu Ltd | Semiconductor device and method for controlling semiconductor device |
US7177210B2 (en) * | 2003-09-16 | 2007-02-13 | Kabushiki Kaisha Toshiba | Method for reading fuse information in a semiconductor memory |
US20060146620A1 (en) * | 2003-09-16 | 2006-07-06 | Kabushiki Kaisha Toshiba | Semiconductor memory having a spare memory cell |
US7321518B1 (en) | 2004-01-15 | 2008-01-22 | Altera Corporation | Apparatus and methods for providing redundancy in integrated circuits |
US20060062198A1 (en) * | 2004-09-17 | 2006-03-23 | Shoei-Lai Chen | Network wireless telephone system for MSN platform and method for applying the same |
US7035152B1 (en) | 2004-10-14 | 2006-04-25 | Micron Technology, Inc. | System and method for redundancy memory decoding |
US20060083099A1 (en) * | 2004-10-14 | 2006-04-20 | Bae Myung H | System and method for redundancy memory decoding |
US20060132183A1 (en) * | 2004-12-22 | 2006-06-22 | Dong-Jin Lim | Semiconductor device |
US20060202824A1 (en) * | 2005-02-04 | 2006-09-14 | Container Security Inc. | Electronic seal and method of shipping container tracking |
US20080137251A1 (en) * | 2006-12-12 | 2008-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Repair circuitry with an enhanced ESD protection device |
US20080211513A1 (en) * | 2007-02-15 | 2008-09-04 | Stmicroelectronics, Inc. | Initiation of fuse sensing circuitry and storage of sensed fuse status information |
US20120086500A1 (en) * | 2010-10-08 | 2012-04-12 | Winbond Electronics Corp. | Fuse detecting apparatus |
US8253475B2 (en) * | 2010-10-08 | 2012-08-28 | Winbond Electronics Corp. | Fuse detecting apparatus |
WO2014137548A3 (en) * | 2013-03-05 | 2015-02-26 | International Business Machines Corporation | Electronic fuse cell and array |
Also Published As
Publication number | Publication date |
---|---|
CN1241000A (en) | 2000-01-12 |
KR20000011485A (en) | 2000-02-25 |
JP3401522B2 (en) | 2003-04-28 |
CN1126103C (en) | 2003-10-29 |
KR100321654B1 (en) | 2002-01-24 |
TW434548B (en) | 2001-05-16 |
JP2000021191A (en) | 2000-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6281739B1 (en) | Fuse circuit and redundant decoder | |
US4389715A (en) | Redundancy scheme for a dynamic RAM | |
US5638331A (en) | Burn-in test circuit and method in semiconductor memory device | |
JP3623454B2 (en) | Shift redundancy scheme circuit for word line of memory circuit | |
CN101040343B (en) | Word line driver circuit for a static random access memory and method therefor | |
US6333879B1 (en) | Semiconductor device operable in a plurality of test operation modes | |
JP3645296B2 (en) | Burn-in control circuit for semiconductor memory device and burn-in test method using the same | |
TWI393145B (en) | Semiconductor device including anti-fuse circuit, and method of writing address to anti-fuse circuit | |
US6324105B1 (en) | Redundant row topology circuit, and memory device and test system using same | |
KR0161343B1 (en) | A semiconductor memory having redundant cells | |
KR100433022B1 (en) | Semiconductor integrated circuit device | |
US6351425B1 (en) | Method and circuit for high voltage programming of antifuses, and memory device and computer system using same | |
KR100354276B1 (en) | Semiconductor storage device | |
EP0881571B1 (en) | Semiconductor memory device with redundancy | |
JPH08102529A (en) | Semiconductor memory | |
KR100426909B1 (en) | Semiconductor device | |
US7257012B2 (en) | Nonvolatile semiconductor memory device using irreversible storage elements | |
US4987560A (en) | Semiconductor memory device | |
US6868021B2 (en) | Rapidly testable semiconductor memory device | |
US20050015654A1 (en) | Circuits and methods for repairing defects in memory devices | |
EP0195412B1 (en) | Integrated circuit with built-in indicator of internal repair | |
US20030048680A1 (en) | Semiconductor memory device having a plurality of signal lines for writing and reading data | |
JP2006323964A (en) | Semiconductor storage device | |
US6275443B1 (en) | Latched row or column select enable driver | |
US6373770B1 (en) | Integrated circuit memory devices with configurable block decoder circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATSUI, YOSHINORI;REEL/FRAME:010098/0058 Effective date: 19990623 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013758/0595 Effective date: 20030110 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:018679/0062 Effective date: 20061129 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025185/0906 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |