US6388499B1 - Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology - Google Patents

Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology Download PDF

Info

Publication number
US6388499B1
US6388499B1 US09/770,099 US77009901A US6388499B1 US 6388499 B1 US6388499 B1 US 6388499B1 US 77009901 A US77009901 A US 77009901A US 6388499 B1 US6388499 B1 US 6388499B1
Authority
US
United States
Prior art keywords
signal
power supply
totem pole
buffer
magnitude
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/770,099
Inventor
Ta-Ke Tien
Chau-Chin Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics America Inc
Original Assignee
Integrated Device Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Integrated Device Technology Inc filed Critical Integrated Device Technology Inc
Priority to US09/770,099 priority Critical patent/US6388499B1/en
Assigned to INTEGRATED DEVICE TECHNOLOGY, INC. reassignment INTEGRATED DEVICE TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TIEN, TA-KE, WU, CHAU-CHIN
Application granted granted Critical
Publication of US6388499B1 publication Critical patent/US6388499B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Definitions

  • the present invention relates to integrated circuit devices and methods of operating same, and more particularly to integrated circuit signal buffers and methods of operating integrated circuit signal buffers.
  • signal buffers frequently include CMOS inverter stages that drive an output signal line rail-to-rail, from a lower reference potential (e.g., GND) to a power supply voltage (e.g., Vdd). Attempts to use such signal buffers at higher power supply voltages frequently require the development and use of MOS transistors that can support correspondingly higher gate-to-drain, gate-to-source and drain-to-source voltages without failure. Accordingly, signal buffers are frequently designed to include MOS transistors that can support the maximum anticipated power supply voltage for a designated application.
  • MOS transistors capable of supporting higher voltages may not be acceptable for other applications which do not require operation under relatively high voltages, including applications in other portions of an integrated circuit chip that operate at lower internal power supply voltages.
  • level shifting circuits have been developed to “insulate” MOS transistors from higher external power supply voltages by reducing on-chip voltages.
  • such circuits may not allow for changes in an external power supply voltage to occur to meet a particular application and/or may not adequately shield all MOS transistors from high voltages.
  • An embodiment of the present invention includes a level-shifting signal buffer that contains a totem pole arrangement of MOS transistors connected to an output thereof and a control circuit that drives the totem pole arrangement of MOS transistors in a preferred manner so that signals across the MOS transistors will not exceed limits that may seriously damage the MOS transistors.
  • a preferred signal buffer may include a PMOS pull-up transistor and an NMOS pull-down transistor arranged within a transistor totem pole. This transistor totem pole extends between a first power supply signal line that receives a first power supply signal (e.g., Vdd ext ) and a reference signal line that receives a reference signal (e.g., GND).
  • the PMOS pull-up transistor may be configured to support a maximum gate-to-drain voltage which is less than a difference in voltage between the first power supply signal and the reference signal.
  • the control circuit which is responsive to a data input signal, drives gate electrodes of the PMOS pull-up transistor and the NMOS pull-down transistor with signals that cause an output of the transistor totem pole to swing rail-to-rail from a voltage of the first power supply signal line to a voltage of the reference signal line during a pull-down time interval, while simultaneously maintaining a gate-to-drain voltage of the PMOS pull-down transistor within the maximum gate-to-drain voltage throughout the pull-down time interval.
  • An additional embodiment includes a level-shifting signal buffer comprising a CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of the CMOS inverter and at least two NMOS transistors connected in series between the output and a reference signal line.
  • CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of the CMOS inverter and at least two NMOS transistors connected in series between the output and a reference signal line.
  • a control circuit is also provided that drives the gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors, in response to a data input signal (IN), a first bias signal (PG) having a magnitude that sets a minimum voltage to which a gate electrode of one of the at least two PMOS transistor is driven, a first power supply signal (Vdd ext ) on the first power supply signal line and a second power supply signal (Vdd int ) having a magnitude less than a magnitude of the first power supply signal.
  • the magnitude of the first bias signal (PG) may vary as a function of the magnitude of the first power supply signal.
  • the first bias signal (PG) has a magnitude that sets a first minimum voltage to which a gate electrode of an uppermost PMOS transistor in the CMOS inverter is driven and also sets a second minimum voltage to which a gate electrode of a lowermost PMOS transistor in said CMOS inverter is driven.
  • the control circuit may comprise a first PMOS bias transistor and the first minimum voltage may equal a sum of the magnitude of the first bias signal (PG), a magnitude of a threshold voltage (V TP ) of the first PMOS transistor and a magnitude of a reference signal on the reference signal line.
  • the control circuit may also comprise a second PMOS bias transistor and the second minimum voltage may equal a sum of the magnitude of the first bias signal, a magnitude of a threshold voltage of the second PMOS transistor and a magnitude of a reference signal on the reference signal line.
  • the uppermost PMOS transistor and the lowermost NMOS transistor in the CMOS inverter may also be driven by respective inverters.
  • a first inverter may be provided that is powered by the first power supply signal and has an output electrically coupled to a gate electrode of the uppermost PMOS transistor.
  • the first inverter may be driven by a level shift circuit that is responsive to the data input signal and first and second bias signals (PG and NG).
  • a second inverter may also be provided that is powered by the second power supply signal and has an output electrically coupled to a gate electrode of a lowermost NMOS transistor.
  • a preferred level shift circuit comprises a second totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence with a lowermost NMOS transistor and an uppermost PMOS transistor.
  • the level shift circuit also comprises a pair of cross-coupled PMOS transistors, with a gate electrode of one of the PMOS transistors in the cross-coupled pair being electrically connected to a gate electrode of the uppermost PMOS transistor in the second totem pole.
  • One of the PMOS transistors in the second totem pole is responsive to the first bias signal (PG) and is positioned within a pull-down path therein and one of the NMOS transistors in the second totem pole is responsive to the second bias signal (NG).
  • PG first bias signal
  • NG second bias signal
  • the level shift circuit may also include a third totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence and a fourth totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence, with both the third and fourth totem poles having a lowermost NMOS transistor and an uppermost PMOS transistor.
  • the lowermost NMOS transistor in the third totem pole may be responsive to a complementary data input signal ( ⁇ overscore (IN) ⁇ ) and the lowermost NMOS transistor in the fourth totem pole may be responsive to the data input signal (IN).
  • FIG. 1 is an electrical schematic of a signal buffer according to a preferred embodiment of the present invention.
  • FIG. 2 is an electrical schematic of a preferred level shift circuit that may be used in the signal buffer of FIG. 1 .
  • FIG. 3 is a graph that illustrates the voltages of a plurality of signals (Vdd int , NG, PG, PG+
  • FIG. 4 is an electrical schematic of a signal buffer according to another preferred embodiment of the present invention.
  • Vdd int Vdd int
  • Vdd ext Vdd int
  • Vdd int Vdd int
  • Vdd int Vdd int
  • Vdd int the level of the signal buffer 10
  • Vdd int the level of the signal buffer 10
  • Vdd int the level of the signal buffer 10
  • Vdd int the level of the signal buffer 10
  • Vdd int the level of the level Vdd int
  • Vdd int both Vdd ext and Vdd int may be generated external to the integrated circuit chip or internal to the integrated circuit chip.
  • the signal buffer 10 preferably includes a CMOS inverter stage and a control circuit 20 that drives the CMOS inverter stage and is responsive to a data input signal IN.
  • the control circuit 20 may comprise first and second inverters INV 1 and INV 2 and PMOS biasing transistors P 3 and P 4 which may be commonly connected at node A to a current source(s) (shown as a 1 microamp current source).
  • the control circuit 20 also preferably comprises a level shift circuit 30 that is responsive to the data input signal and a pair of bias signals PG and NG.
  • these bias signals PG and NG may have voltage characteristics that vary as the magnitude of Vdd ext varies.
  • the magnitude of bias signal NG may increase with increasing Vdd ext up to a first limit and the magnitude of bias signal PG may increase from a lower level (e.g., 0 volts) after Vdd ext exceeds a threshold level.
  • the CMOS inverter stage of FIG. 1 is configured as a first totem pole arrangement of two PMOS transistors P 1 and P 2 , connected in series between a first power supply signal line Vdd ext and an output (OUT) (i.e., the “pull-up” path), and two NMOS transistors N 1 and N 2 connected in series between the output and the reference signal line (i.e., the “pull-down” path).
  • the reference signal line is treated as a ground signal line (GND) having a voltage of 0 volts, however, as will be understood by those skilled in the art, the reference signal line may be held at a non-zero reference voltage.
  • GND ground signal line
  • the CMOS inverter stage may also comprise more than two PMOS transistors in the pull-up path and more than two NMOS transistors in the pull-down path.
  • These MOS transistors in the pull-up path and pull-down path may be designed and manufactured to operate in a circuit environment which does not typically sustain voltages as high as Vdd ext .
  • the MOS transistors may be designed using a process technology and ground rules that result in devices capable of supporting a maximum gate-to-drain, gate-to-source and/or source-to-drain voltage which may be no greater than Vdd int , where Vdd int may be substantially lower than Vdd ext .
  • the CMOS inverter stage operates to provide an output signal OUT that swings from a logic 0 level of 0 volts (i.e., GND) to a logic 1 level equal to Vdd ext and vice versa without exposing any of the MOS transistors in the first totem pole arrangement to an excessive voltage.
  • GND logic 0 volts
  • the gate-to-source and gate-to-drain voltages across NMOS transistors N 1 and N 2 become equal to Vdd int .
  • This state of the output signal line OUT also establishes the drain voltage of PMOS transistor P 1 (and the source voltage of PMOS transistor P 2 ) at a level equal to (PG+
  • the gate electrode of PMOS transistor P 2 will also be set at a minimum voltage of (PG+
  • the threshold voltages of all the illustrated PMOS transistors are equal to V TP and the threshold voltages of all the illustrated NMOS transistors are equal to V TN .
  • a logic 1 input signal IN will operate to turn off NMOS transistor N 2 by causing the output of the second inverter INV 2 to pull low, and will also operate to turn on PMOS transistor P 1 .
  • a logic 1 input signal IN will result in the generation of a logic 1 signal at the output LSOUT of the level shift circuit 30 .
  • This logic 1 signal at the output LSOUT will have a voltage equal to Vdd ext and will drive the input of the first inverter INV 1 to a logic 1 level.
  • the receipt of a logic 1 input signal by the first inverter INV 1 will cause the output of the first inverter INV 1 to be pulled down to a logic 0 level. Because the reference terminal of the first inverter INV 1 is connected to node A, the logic 0 level at the output of the first inverter will have a minimum voltage equal to PG+
  • the level shift circuit 30 includes a second totem pole arrangement of alternating PMOS and NMOS transistors at an output stage thereof.
  • the second totem pole includes PMOS transistors P 10 and P 5 and NMOS transistors N 8 and N 3 , with PMOS transistor P 10 in the pull-up path and NMOS transistors N 8 and N 3 and PMOS transistor P 5 in the pull-down path.
  • the level shift circuit 30 also includes a third totem pole arrangement of alternating PMOS and NMOS transistors and a fourth totem pole arrangement of alternating PMOS and NMOS transistors.
  • the third totem pole includes PMOS transistors P 7 and P 9 and NMOS transistors N 5 and N 7 .
  • the fourth totem pole includes PMOS transistors P 6 and P 8 and NMOS transistors N 4 and N 6 .
  • the level shift circuit 30 also includes a third inverter INV 3 which receives the data input signal IN and drives the gate electrodes of NMOS transistors N 7 and N 3 with a complementary data input signal ( ⁇ overscore (IN) ⁇ ).
  • the first bias signal PG (“P” gate signal), which may be generated by a bias generating circuit (not shown), and the PMOS transistors P 8 , P 9 and P 5 operate to protect the upper NMOS and PMOS transistors in the second, third and fourth totem poles (i.e., NMOS transistors N 4 , N 5 and N 8 and PMOS transistors P 6 , P 7 and P 10 ) from excessive voltages and also set up the minimum logic 0 voltage to which the output LSOUT can be pulled down to.
  • P bias PG
  • P 9 and P 5 operate to protect the upper NMOS and PMOS transistors in the second, third and fourth totem poles (i.e., NMOS transistors N 4 , N 5 and N 8 and PMOS transistors P 6 , P 7 and P 10 ) from excessive voltages and also set up the minimum logic 0 voltage to which the output LSOUT can be pulled down to.
  • the second bias signal NG (“N” gate signal), which may be generated by the bias generating circuit, and the NMOS transistors N 4 , N 5 and N 8 operate to protect the lower NMOS and PMOS transistors in the second, third and fourth totem poles (i.e., PMOS transistors P 8 , P 9 and P 5 and NMOS transistors N 6 , N 7 and N 3 ).
  • the level shift circuit 30 performs a level shift function by converting an input signal IN having a voltage swing between 0 and Vdd int into an output signal LSOUT having a voltage swing between PG+
  • the receipt of a logic 1 data input signal IN will cause NMOS transistor N 6 to turn on.
  • the biasing of NMOS transistor N 4 and PMOS transistor P 8 at levels illustrated by FIG. 3 will also cause PMOS transistor P 7 and PMOS pull-up transistor P 10 to turn on as their gate electrodes are pulled low by the turn on of NMOS transistor N 6 .
  • the gate electrode of PMOS pull-up transistor P 10 will be pulled down to a minimum voltage equal to PG+
  • the receipt of a logic 0 data input signal IN will cause NMOS transistors N 7 and N 3 to turn on.
  • the preferred level shift circuit 30 of FIG. 3 not only performs a level shift function on the data input signal IN, it also includes protection circuitry that enables the use of MOS transistors having lower nominal ratings.
  • a signal buffer 40 includes a CMOS inverter stage having a pull-up path defined by at least an uppermost PMOS transistor (shown as P 1 ) and a lowermost PMOS transistor (shown as P 2 ) and a pull-down path defined by an uppermost NMOS transistor (shown as N 1 ) and a lowermost NMOS transistor (shown as N 2 ).
  • the signal buffer 40 includes a control circuit 50 that drives the gate electrodes of the transistors in the CMOS inverter.
  • the control circuit 50 may include a plurality of inverters (INV 1 and INV 2 ) and additional circuitry that operates as a plurality of voltage sources (shown as V 1 , V 2 and V 3 ) when viewed from the standpoint of a Thevenin equivalent circuit.
  • a first voltage source V 1 may be tied to a reference terminal of the first inverter (thereby setting the minimum voltage to which the output of the first inverter may be pulled down to)
  • a second voltage source V 2 may be tied to a gate electrode of a lowermost PMOS transistor P 2 in the pull-up path
  • a third voltage source V 3 may be tied to a gate electrode of an uppermost NMOS transistor N 1 in the pull-down path.
  • a gate electrode of the uppermost PMOS transistor P 1 is driven by a first inverter (INV 1 ) and a gate electrode of the lowermost NMOS transistor N 2 is driven by a second inverter (INV 2 ).
  • the second inverter INV 2 receives a data input signal (IN) and the first inverter INV 1 receives a modified data input signal (IN*).
  • This modified data input signal IN* may constitute an upwards level shifted version of the data input signal IN.
  • the modified data input signal IN* may swing between a logic 0 level equal to V 1 volts and a logic 1 level equal to a higher power supply voltage (e.g., Vdd ext ).
  • the maximum voltage swing associated with the data input signal IN need not equal the maximum voltage swing associated with the modified data input signal IN*.
  • the minimum voltage to which the source of PMOS transistor P 2 (and the drain of PMOS transistor P 1 ) will be pulled down to during a pull-down time interval when the output OUT is at the reference voltage (e.g., GND), is (V 2 +
  • the maximum voltage to which the drain of NMOS transistor N 2 (and the source of NMOS transistor N 1 ) will be pulled up to during a pull-up time interval when the output OUT is at the higher power supply voltage of Vdd ext is V 3 ⁇ V TN-N1 , where V TN-N1 is the threshold voltage of NMOS transistor N 1 .
  • the voltage levels of V 1 , V 2 and V 3 are preferably held at values which preclude an excessive gate-to-drain (or gate-to-source) voltage from appearing across any of the NMOS or PMOS transistors in the inverter, even where the maximum gate-to-drain (or maximum gate-to-source) voltage that can be supported by the MOS transistors are substantially less than Vdd ext (e.g., 1 ⁇ 2VDD ext ).

Abstract

A level-shifting signal buffer contains a totem pole arrangement of MOS transistors connected to an output thereof and a control circuit that drives the totem pole arrangement of MOS transistors in a preferred manner so that none of the signals across the MOS transistors exceed predetermined limits that may damage the MOS transistors. A preferred signal buffer may include a PMOS pull-up transistor and an NMOS pull-down transistor arranged within a transistor totem pole. This transistor totem pole extends between a first power supply signal line that receives a first power supply signal (e.g., Vddext) and a reference signal line that receives a reference signal (e.g., GND). The PMOS pull-up transistor may be configured to support a maximum gate-to-drain voltage which is less than a difference in voltage between the first power supply signal and the reference signal. The control circuit, which is responsive to a data input signal, drives gate electrodes of the PMOS pull-up transistor and the NMOS pull-down transistor with signals that cause an output of the transistor totem pole to swing from a voltage of the first power supply signal line to a voltage of the reference signal line during a pull-down time interval, while simultaneously maintaining a gate-to-drain voltage of the PMOS pull-down transistor within the maximum gate-to-drain voltage throughout the pull-down time interval.

Description

REFERENCE TO PRIORITY APPLICATION
This application claims priority to U.S. Provisional Application Serial No. 60/263,009, filed Jan. 19, 2001, the disclosure of which is hereby incorporated herein by reference.
FIELD OF THE INVENTION
The present invention relates to integrated circuit devices and methods of operating same, and more particularly to integrated circuit signal buffers and methods of operating integrated circuit signal buffers.
BACKGROUND OF THE INVENTION
Conventional signal buffers frequently include CMOS inverter stages that drive an output signal line rail-to-rail, from a lower reference potential (e.g., GND) to a power supply voltage (e.g., Vdd). Attempts to use such signal buffers at higher power supply voltages frequently require the development and use of MOS transistors that can support correspondingly higher gate-to-drain, gate-to-source and drain-to-source voltages without failure. Accordingly, signal buffers are frequently designed to include MOS transistors that can support the maximum anticipated power supply voltage for a designated application. Unfortunately, the characteristics of MOS transistors capable of supporting higher voltages may not be acceptable for other applications which do not require operation under relatively high voltages, including applications in other portions of an integrated circuit chip that operate at lower internal power supply voltages. To address these issues, level shifting circuits have been developed to “insulate” MOS transistors from higher external power supply voltages by reducing on-chip voltages. However, such circuits may not allow for changes in an external power supply voltage to occur to meet a particular application and/or may not adequately shield all MOS transistors from high voltages.
Thus, notwithstanding the use of such level shifting circuits, there continues to be need to develop signal buffers that have excellent performance characteristics and can be operated at a plurality of different power supply voltages without failure.
SUMMARY OF THE INVENTION
An embodiment of the present invention includes a level-shifting signal buffer that contains a totem pole arrangement of MOS transistors connected to an output thereof and a control circuit that drives the totem pole arrangement of MOS transistors in a preferred manner so that signals across the MOS transistors will not exceed limits that may seriously damage the MOS transistors. A preferred signal buffer may include a PMOS pull-up transistor and an NMOS pull-down transistor arranged within a transistor totem pole. This transistor totem pole extends between a first power supply signal line that receives a first power supply signal (e.g., Vddext) and a reference signal line that receives a reference signal (e.g., GND). The PMOS pull-up transistor may be configured to support a maximum gate-to-drain voltage which is less than a difference in voltage between the first power supply signal and the reference signal. The control circuit, which is responsive to a data input signal, drives gate electrodes of the PMOS pull-up transistor and the NMOS pull-down transistor with signals that cause an output of the transistor totem pole to swing rail-to-rail from a voltage of the first power supply signal line to a voltage of the reference signal line during a pull-down time interval, while simultaneously maintaining a gate-to-drain voltage of the PMOS pull-down transistor within the maximum gate-to-drain voltage throughout the pull-down time interval.
An additional embodiment includes a level-shifting signal buffer comprising a CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of the CMOS inverter and at least two NMOS transistors connected in series between the output and a reference signal line. A control circuit is also provided that drives the gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors, in response to a data input signal (IN), a first bias signal (PG) having a magnitude that sets a minimum voltage to which a gate electrode of one of the at least two PMOS transistor is driven, a first power supply signal (Vddext) on the first power supply signal line and a second power supply signal (Vddint) having a magnitude less than a magnitude of the first power supply signal. The magnitude of the first bias signal (PG) may vary as a function of the magnitude of the first power supply signal.
According to this embodiment, the first bias signal (PG) has a magnitude that sets a first minimum voltage to which a gate electrode of an uppermost PMOS transistor in the CMOS inverter is driven and also sets a second minimum voltage to which a gate electrode of a lowermost PMOS transistor in said CMOS inverter is driven. The control circuit may comprise a first PMOS bias transistor and the first minimum voltage may equal a sum of the magnitude of the first bias signal (PG), a magnitude of a threshold voltage (VTP) of the first PMOS transistor and a magnitude of a reference signal on the reference signal line. The control circuit may also comprise a second PMOS bias transistor and the second minimum voltage may equal a sum of the magnitude of the first bias signal, a magnitude of a threshold voltage of the second PMOS transistor and a magnitude of a reference signal on the reference signal line. The uppermost PMOS transistor and the lowermost NMOS transistor in the CMOS inverter may also be driven by respective inverters. In particular, a first inverter may be provided that is powered by the first power supply signal and has an output electrically coupled to a gate electrode of the uppermost PMOS transistor. The first inverter may be driven by a level shift circuit that is responsive to the data input signal and first and second bias signals (PG and NG). A second inverter may also be provided that is powered by the second power supply signal and has an output electrically coupled to a gate electrode of a lowermost NMOS transistor.
A preferred level shift circuit comprises a second totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence with a lowermost NMOS transistor and an uppermost PMOS transistor. The level shift circuit also comprises a pair of cross-coupled PMOS transistors, with a gate electrode of one of the PMOS transistors in the cross-coupled pair being electrically connected to a gate electrode of the uppermost PMOS transistor in the second totem pole. One of the PMOS transistors in the second totem pole is responsive to the first bias signal (PG) and is positioned within a pull-down path therein and one of the NMOS transistors in the second totem pole is responsive to the second bias signal (NG). The level shift circuit may also include a third totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence and a fourth totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence, with both the third and fourth totem poles having a lowermost NMOS transistor and an uppermost PMOS transistor. Based on this configuration, the lowermost NMOS transistor in the third totem pole may be responsive to a complementary data input signal ({overscore (IN)}) and the lowermost NMOS transistor in the fourth totem pole may be responsive to the data input signal (IN).
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an electrical schematic of a signal buffer according to a preferred embodiment of the present invention.
FIG. 2 is an electrical schematic of a preferred level shift circuit that may be used in the signal buffer of FIG. 1.
FIG. 3 is a graph that illustrates the voltages of a plurality of signals (Vddint, NG, PG, PG+|VTP|), which vary in relation to a magnitude of an “external” power supply signal Vddext.
FIG. 4 is an electrical schematic of a signal buffer according to another preferred embodiment of the present invention.
DESCRIPTION OF PREFERRED EMBODIMENTS
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Signal lines and signals thereon may be referred to by the same reference characters. Like numbers refer to like elements throughout.
Referring now to FIG. 1, a level-shifting signal buffer 10 according to a preferred embodiment of the present invention will be described. As illustrated, the signal buffer 10 is powered at two levels: Vddint and Vddext, where Vddint≦Vddext. In particular, the level Vddext, which may be treated as an “external” power supply voltage that is generated external to an integrated circuit chip, is typically higher than the level Vddint, which may be treated as an “internal” power supply voltage that is generated by an integrated circuit chip containing the signal buffer 10. Alternatively, both Vddext and Vddint may be generated external to the integrated circuit chip or internal to the integrated circuit chip. According to a preferred aspect of the illustrated signal buffer 10, the following relationship can be satisfied: Vddint≦Vddext≦2Vddint. For example, circuits and devices typically designed to operate within a 3 volt part may be used within a 5 volt design. The signal buffer 10 preferably includes a CMOS inverter stage and a control circuit 20 that drives the CMOS inverter stage and is responsive to a data input signal IN. The control circuit 20 may comprise first and second inverters INV1 and INV2 and PMOS biasing transistors P3 and P4 which may be commonly connected at node A to a current source(s) (shown as a 1 microamp current source). The control circuit 20 also preferably comprises a level shift circuit 30 that is responsive to the data input signal and a pair of bias signals PG and NG. As illustrated by FIG. 3, these bias signals PG and NG may have voltage characteristics that vary as the magnitude of Vddext varies. For example, the magnitude of bias signal NG may increase with increasing Vddext up to a first limit and the magnitude of bias signal PG may increase from a lower level (e.g., 0 volts) after Vddext exceeds a threshold level.
As illustrated, the CMOS inverter stage of FIG. 1 is configured as a first totem pole arrangement of two PMOS transistors P1 and P2, connected in series between a first power supply signal line Vddext and an output (OUT) (i.e., the “pull-up” path), and two NMOS transistors N1 and N2 connected in series between the output and the reference signal line (i.e., the “pull-down” path). As described herein with respect to the preferred embodiments, the reference signal line is treated as a ground signal line (GND) having a voltage of 0 volts, however, as will be understood by those skilled in the art, the reference signal line may be held at a non-zero reference voltage. The CMOS inverter stage may also comprise more than two PMOS transistors in the pull-up path and more than two NMOS transistors in the pull-down path. These MOS transistors in the pull-up path and pull-down path may be designed and manufactured to operate in a circuit environment which does not typically sustain voltages as high as Vddext. For example, the MOS transistors may be designed using a process technology and ground rules that result in devices capable of supporting a maximum gate-to-drain, gate-to-source and/or source-to-drain voltage which may be no greater than Vddint, where Vddint may be substantially lower than Vddext.
As described more fully hereinbelow, the CMOS inverter stage operates to provide an output signal OUT that swings from a logic 0 level of 0 volts (i.e., GND) to a logic 1 level equal to Vddext and vice versa without exposing any of the MOS transistors in the first totem pole arrangement to an excessive voltage. In particular, assuming ideal device characteristics, when the output signal line OUT is pulled to a logic 0 level by operation of the control circuit 20, the gate-to-source and gate-to-drain voltages across NMOS transistors N1 and N2 become equal to Vddint. This state of the output signal line OUT also establishes the drain voltage of PMOS transistor P1 (and the source voltage of PMOS transistor P2) at a level equal to (PG+|VTP|+|VTP|), where VTP designates the threshold voltage of PMOS transistor P4 and PMOS transistor P2. The gate electrode of PMOS transistor P2 will also be set at a minimum voltage of (PG+|VTP|) and the source of PMOS transistor P1 will be set at Vddext. For simplicity of explanation, the threshold voltages of all the illustrated PMOS transistors are equal to VTP and the threshold voltages of all the illustrated NMOS transistors are equal to VTN.
In contrast, when the output signal line OUT is pulled to a logic 1 level equal to Vddext,the drain-to-gate voltage across NMOS transistor N1 will equal (Vddext−Vddint) and the drain of NMOS transistor N2 will be pulled up to a maximum voltage of (Vddint−VTN), where VTN is the threshold voltage of NMOS transistor N1. Accordingly, neither the establishment of a logic 0 voltage nor a logic 1 voltage of Vddext at the output OUT of the signal buffer 10 results in an excessive voltage across any of the transistors in the CMOS inverter stage, even though these transistors may be nominally rated for a part operating at a maximum power supply voltage of Vddint.
Referring still to FIG. 1, the receipt of a logic 1 input signal IN at a voltage Vddint will operate to turn off NMOS transistor N2 by causing the output of the second inverter INV2 to pull low, and will also operate to turn on PMOS transistor P1. As described more fully hereinbelow with respect to FIG. 2, a logic 1 input signal IN will result in the generation of a logic 1 signal at the output LSOUT of the level shift circuit 30. This logic 1 signal at the output LSOUT will have a voltage equal to Vddext and will drive the input of the first inverter INV1 to a logic 1 level. The receipt of a logic 1 input signal by the first inverter INV1 will cause the output of the first inverter INV1 to be pulled down to a logic 0 level. Because the reference terminal of the first inverter INV1 is connected to node A, the logic 0 level at the output of the first inverter will have a minimum voltage equal to PG+|VTP|. This logic 0 level will operate to turn on PMOS pull-up transistor P1. Although not shown, the “substrate” or “well” terminal of PMOS transistor P1 (and all other PMOS transistors) may be tied to Vddext.Based on this configuration of the control circuit 20, the signal buffer 10 of FIG. 1 operates as a non-inverting signal buffer.
Referring now to FIGS. 2-3, the operation of a preferred level shift circuit 30 will now be described. As illustrated, the level shift circuit 30 includes a second totem pole arrangement of alternating PMOS and NMOS transistors at an output stage thereof. The second totem pole includes PMOS transistors P10 and P5 and NMOS transistors N8 and N3, with PMOS transistor P10 in the pull-up path and NMOS transistors N8 and N3 and PMOS transistor P5 in the pull-down path. The level shift circuit 30 also includes a third totem pole arrangement of alternating PMOS and NMOS transistors and a fourth totem pole arrangement of alternating PMOS and NMOS transistors. The third totem pole includes PMOS transistors P7 and P9 and NMOS transistors N5 and N7. The fourth totem pole includes PMOS transistors P6 and P8 and NMOS transistors N4 and N6. The level shift circuit 30 also includes a third inverter INV3 which receives the data input signal IN and drives the gate electrodes of NMOS transistors N7 and N3 with a complementary data input signal ({overscore (IN)}).
As illustrated by the preferred circuit of FIG. 2 and the voltage graph of FIG. 3, the first bias signal PG (“P” gate signal), which may be generated by a bias generating circuit (not shown), and the PMOS transistors P8, P9 and P5 operate to protect the upper NMOS and PMOS transistors in the second, third and fourth totem poles (i.e., NMOS transistors N4, N5 and N8 and PMOS transistors P6, P7 and P10) from excessive voltages and also set up the minimum logic 0 voltage to which the output LSOUT can be pulled down to. Likewise, the second bias signal NG (“N” gate signal), which may be generated by the bias generating circuit, and the NMOS transistors N4, N5 and N8 operate to protect the lower NMOS and PMOS transistors in the second, third and fourth totem poles (i.e., PMOS transistors P8, P9 and P5 and NMOS transistors N6, N7 and N3). The level shift circuit 30 performs a level shift function by converting an input signal IN having a voltage swing between 0 and Vddint into an output signal LSOUT having a voltage swing between PG+|VTP| and Vddext.
Based on the configuration of the illustrated level shift circuit 30 of FIG. 2, the receipt of a logic 1 data input signal IN will cause NMOS transistor N6 to turn on. The biasing of NMOS transistor N4 and PMOS transistor P8 at levels illustrated by FIG. 3 will also cause PMOS transistor P7 and PMOS pull-up transistor P10 to turn on as their gate electrodes are pulled low by the turn on of NMOS transistor N6. In particular, the gate electrode of PMOS pull-up transistor P10 will be pulled down to a minimum voltage equal to PG+|VTP| (based on the protective clamping provided by the protective PMOS transistor P8). Alternatively, the receipt of a logic 0 data input signal IN will cause NMOS transistors N7 and N3 to turn on. When NMOS transistor N7 turns on, the gate electrode of PMOS transistor P6 is pulled low and the gate electrode of PMOS pull-up transistor P10 is pulled high to Vddext. This action will enable the output LSOUT to be pulled low to a minimum voltage of PG+|VTP|. Here, the minimum voltage at the output LSOUT is set by PMOS transistor P5, which is provided within the pull-down path of the second totem pole. Accordingly, the preferred level shift circuit 30 of FIG. 3 not only performs a level shift function on the data input signal IN, it also includes protection circuitry that enables the use of MOS transistors having lower nominal ratings.
Referring now to FIG. 4, a signal buffer 40 according to another embodiment of the present invention includes a CMOS inverter stage having a pull-up path defined by at least an uppermost PMOS transistor (shown as P1) and a lowermost PMOS transistor (shown as P2) and a pull-down path defined by an uppermost NMOS transistor (shown as N1) and a lowermost NMOS transistor (shown as N2). The signal buffer 40 includes a control circuit 50 that drives the gate electrodes of the transistors in the CMOS inverter. As illustrated, the control circuit 50 may include a plurality of inverters (INV1 and INV2) and additional circuitry that operates as a plurality of voltage sources (shown as V1, V2 and V3) when viewed from the standpoint of a Thevenin equivalent circuit. A first voltage source V1 may be tied to a reference terminal of the first inverter (thereby setting the minimum voltage to which the output of the first inverter may be pulled down to), a second voltage source V2 may be tied to a gate electrode of a lowermost PMOS transistor P2 in the pull-up path, and a third voltage source V3 may be tied to a gate electrode of an uppermost NMOS transistor N1 in the pull-down path. A gate electrode of the uppermost PMOS transistor P1 is driven by a first inverter (INV1) and a gate electrode of the lowermost NMOS transistor N2 is driven by a second inverter (INV2). The second inverter INV2 receives a data input signal (IN) and the first inverter INV1 receives a modified data input signal (IN*). This modified data input signal IN* may constitute an upwards level shifted version of the data input signal IN. For example, in the event the data input signal IN swings between a logic 0 level equal to a ground reference potential (GND) and a logic 1 level equal to a lower power supply voltage (e.g., Vddint), the modified data input signal IN* may swing between a logic 0 level equal to V1 volts and a logic 1 level equal to a higher power supply voltage (e.g., Vddext). The maximum voltage swing associated with the data input signal IN need not equal the maximum voltage swing associated with the modified data input signal IN*.
Based on the illustrated configuration of the control circuit 50 of FIG. 4, the minimum voltage to which the source of PMOS transistor P2 (and the drain of PMOS transistor P1) will be pulled down to during a pull-down time interval when the output OUT is at the reference voltage (e.g., GND), is (V2+|VTP-P2|), where VTP-P2 is the threshold voltage of PMOS transistor P2. Moreover, the maximum voltage to which the drain of NMOS transistor N2 (and the source of NMOS transistor N1) will be pulled up to during a pull-up time interval when the output OUT is at the higher power supply voltage of Vddext, is V3−VTN-N1, where VTN-N1 is the threshold voltage of NMOS transistor N1. According to a preferred aspect of the embodiments of the present invention, the voltage levels of V1, V2 and V3 are preferably held at values which preclude an excessive gate-to-drain (or gate-to-source) voltage from appearing across any of the NMOS or PMOS transistors in the inverter, even where the maximum gate-to-drain (or maximum gate-to-source) voltage that can be supported by the MOS transistors are substantially less than Vddext (e.g., ½VDDext).
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (36)

That which is claimed is:
1. A level-shifting signal buffer, comprising:
a CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of said CMOS inverter and at least two NMOS transistors connected in series between the output and a reference signal line; and
a control circuit that drives the gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors, in response to a data input signal, a first bias signal, a first power supply signal provided on the first power supply signal line and a second power supply signal having a magnitude less than a magnitude of the first power supply signal, said control circuit comprising first and second PMOS transistors that are responsive to the first bias signal, with the first PMOS transistor setting a first minimum voltage to which a gate electrode of an uppermost PMOS transistor in said CMOS inverter is pulled-down to and the second PMOS transistor setting a second minimum voltage to which a gate electrode of a lowermost PMOS transistor in said CMOS inverter is pulled-down to;
wherein the first minimum voltage equals a sum of a magnitude of the first bias signal, a magnitude of a threshold voltage of the first PMOS transistor and a magnitude of a reference signal on the reference signal line; and
wherein the second minimum voltage equals a sum of the magnitude of the first bias signal, a magnitude of a threshold voltage of the second PMOS transistor and the magnitude of the reference signal.
2. A level-shifting signal buffer, comprising:
a CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of said CMOS inverter and at least two NMOS transistors connected in series between the output and a reference signal line; and a control circuit that drives the gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors, in response to a data input signal, a first bias signal having a magnitude that affects a minimum voltage to which a gate electrode of one of the at least two PMOS transistors is driven, a first power supply signal provided on the first power supply signal line and a second power supply signal having a magnitude less than a magnitude of the first power supply signal, said control circuit comprising:
a first inverter that is powered by the first power supply signal and has an output electrically coupled to a gate electrode of an uppermost PMOS transistor in said CMOS inverter;
a second inverter that is powered by the second power supply signal and has an output electrically coupled to a gate electrode of a lowermost NMOS transistor in said CMOS inverter;
a first PMOS transistor electrically coupled in series between a reference terminal of said first inverter and the reference signal line; and
a second PMOS transistor electrically coupled in series between a gate electrode of a lowermost PMOS transistor in said CMOS inverter and the reference signal line.
3. The signal buffer of claim 2, wherein a gate electrode of an uppermost NMOS transistor in said CMOS inverter receives the second power supply signal.
4. The signal buffer of claim 2, wherein said control circuit further comprises a level shift circuit that drives an input of said first inverter and is responsive to the data input signal and the first bias signal.
5. The signal buffer of claim 1, wherein said control circuit further comprises:
a first inverter that is powered by the first power supply signal and has an output electrically coupled to the gate electrode of the uppermost PMOS transistor in said CMOS inverter; and
a second inverter that is powered by the second power supply signal and has an output electrically coupled to a gate electrode of a lowermost NMOS transistor in said CMOS inverter.
6. The signal buffer of claim 5, wherein the first PMOS transistor is electrically coupled in series between a reference terminal of said first inverter and the reference signal line; and wherein the second PMOS transistor is electrically coupled in series between the gate electrode of the lowermost PMOS transistor in said CMOS inverter and the reference signal line.
7. The signal buffer of claim 6, wherein said control circuit further comprises a level shift circuit that drives an input of said first inverter and is responsive to the data input signal and the first bias signal.
8. The signal buffer of claim 7, wherein said level shift circuit drives the input of said first inverter with a first inverter input signal having a magnitude that varies in a range between the first minimum voltage and the magnitude of the first power supply signal.
9. The signal buffer of claim 8, wherein a magnitude of the data input signal varies in a range between a magnitude of the reference signal and the magnitude of the second power supply signal.
10. A level-shifting signal buffer, comprising:
a CMOS inverter configured as a first totem pole arrangement of at least two PMOS transistors connected in series between a first poser supply signal-line and an output of said CMOS inverter and at least two NMOS transistors connected in series between the output and reference signal line; and
a control circuit that drives the gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors, in response to a data-input signal, a first bias signal having a magnitude that affects a minimum voltage to which a gate electrode of one of the at least two PMOS transistors is driven, a first power supply signal provided on the first poser supply signal line and a second power supply signal having a magnitude less than a magnitude of the first power supply signal, said control circuit comprising:
a first inverter that is powered by the first power supply signal and has an output electrically coupled to a gate electrode of a uppermost NMOS transistor in said CMOS inverter; and
a second inverter that is powered by the second power supply signal and has an output electrically coupled to a gate electrode of a loweremost NMOS transisitor in said CMOS inverter; and
a level shift circuit that drives an input of said first inverter and is responsive to the data input signal and the first bias signal, said level shift circuit comprising a second totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence with a lowermost NMOS transistor and an uppermost PMOS transisitor.
11. The signal buffer of claim 10, wherein said level shift c comprises a pair of cross-coupled PMOS transistors; and wherein a gate electrode of one of the PMOS transistors in the cross-coupled pair is electrically connected to a gate electrode of the uppermost PMOS transistor in the second totem pole.
12. The signal buffer of claim 10, wherein said level shift circuit is responsive to a second bias signal; wherein one of the PMOS transistors in the second totem pole is responsive to the first bias signal and is positioned within a pull-down path therein; and wherein one of the NMOS transistors in the second totem pole is responsive to the second bias signal.
13. The signal buffer of claim 11, wherein said level shift circuit is responsive to a second bias signal; wherein one of the PMOS transistors in the second totem pole is responsive to the first bias signal; wherein one of the NMOS transistors in the second totem pole is responsive to the second bias signal; and wherein the lowermost NMOS transistor in the second totem pole is responsive to a complementary data input signal.
14. The signal buffer of claim 13, wherein said level shift circuit further comprises:
a third totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence with a lowermost NMOS transistor and an uppermost PMOS transistor; and
a fourth totem pole arrangement of two PMOS and two NMOS transistors arranged in an alternating sequence with a lowermost NMOS transistor and an uppermost PMOS transistor.
15. The signal buffer of claim 14, wherein the lowermost NMOS transistor in the third totem pole is responsive to the complementary data input signal; and wherein the lowermost NMOS transistor in the fourth totem pole is responsive to the data input signal.
16. The signal buffer of claim 15, wherein one of the PMOS transistors in the cross-coupled pair is in the third totem pole and another of the PMOS transistors in the cross-coupled pair is in the fourth totem pole.
17. A level-shifting signal buffer, comprising:
a totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of the buffer and at least two NMOS transistors connected in series between the output and a reference signal line; and
a control circuit that in response to a data input signal drives gate electrodes of the at least two PMOS transistors and the at least two NMOS transistors with signals that enable the output to swing from a voltage of the reference signal line to a voltage of the first power supply signal line during a pull-up interval and vice versa during a pull-down interval, said control circuit comprising a level shift circuit that generates a level-shifted data input signal in response to the data input signal and a first bias voltage having a magnitude that sets a minimum level of the level-shifted data input signal, said level shift circuit comprising a second totem pole arrangement of two PMOS transistors and two NMOS transistors connected in alternating sequence between the first power supply signal line and reference signal line.
18. The buffer of claim 17, wherein said control circuit comprises:
a first inverter having an input that receives the level-shifted data input signal and an output electrically coupled to a gate electrode of an uppermost PMOS transistor in said totem pole arrangement.
19. The buffer of claim 18, wherein said control circuit comprises:
a second inverter having an input that receives the data input signal and an output electrically coupled to a gate electrode of a lowermost NMOS transistor in said totem pole arrangement.
20. The buffer of claim 19, wherein said first inverter comprises a PMOS transistor having a source electrically coupled to the first power supply signal line and a drain electrically coupled to the gate electrode of the uppermost PMOS transistor in said totem pole arrangement.
21. The buffer of claim 20, wherein said second inverter comprises a PMOS transistor having a source electrically coupled to a second power supply signal line and a drain electrically coupled to the gate electrode of the lowermost NMOS transistor in said totem pole arrangement; and wherein a power supply voltage on the second power supply signal line is less than a power supply voltage on the first power supply signal line.
22. The buffer of claim 18, wherein a drain of a first of the two PMOS transistors in the second totem pole arrangement is electrically connected to an input of said first inverter.
23. The buffer of claim 22, wherein a gate of a second of the two PMOS transistors in the second totem pole arrangement is responsive to the first bias voltage.
24. The buffer of claim 23, wherein a gate of one of the two NMOS transistors in the second totem pole arrangement is responsive to a second bias voltage.
25. The buffer of claim 21, wherein a drain of a first of the two PMOS transistors in the second totem pole arrangement is electrically connected to an input of said first inverter.
26. The buffer of claim 25, wherein a gate of a second of the two PMOS transistors in the second totem pole arrangement is responsive to the first bias voltage.
27. The buffer of claim 26, wherein a gate of one of the two NMOS transistors in the second totem pole arrangement is responsive to a second bias voltage.
28. The buffer of claim 26, wherein said second totem pole arrangement is configured so that the minimum level of the level-shifted data input signal is about equal to a sum of the first bias voltage and a magnitude of a threshold voltage of the second of the two PMOS transistors in the second totem pole arrangement.
29. The buffer of claim 26, wherein the first bias voltage is positive; and wherein said second totem pole arrangement is configured so that the minimum level of the level-shifted data input signal is about equal to a sum of the first bias voltage and a magnitude of a threshold voltage of the second of the two PMOS transistors in the second totem pole arrangement.
30. A level-shifting signal buffer, comprising:
a first totem pole arrangement of at least two PMOS transistors connected in series between a first power supply signal line and an output of the buffer and at least two NMOS transistors connected in series between the output and a reference signal line; and
a control circuit that drives said first totem pole arrangement in response to a data input signal, said control circuit comprising a level shift circuit that generates a level-shifted output signal in response to the data input signal, said level shift circuit comprising a second totem pole arrangement of two PMOS transistors and two NMOS transistors that are connected in alternating sequence between the first power supply signal line and the reference signal line.
31. The buffer of claim 30, wherein said control circuit further comprises an inverter that drives a gate of an uppermost PMOS transistor in said first totem pole arrangement in response to the level-shifted output signal.
32. The buffer of claim 30, wherein said control circuit is connected to a second power supply signal line; wherein a magnitude of a first power supply signal provided on the first power supply signal line is greater than or equal to a magnitude of a second power supply signal provided on the second power supply signal line; wherein a gate of a lowermost PMOS transistor in the second totem pole arrangement is responsive to a first bias signal; and wherein for a first power supply signal having a magnitude that exceeds a first threshold level, the first bias signal has a magnitude that varies directly with changes in the magnitude of the first power supply signal.
33. The buffer of claims 32, wherein the first threshold level is about equal to a sum of a magnitude of the second power supply signal and an absolute value of a threshold voltage of the lowermost PMOS transistor in the second totem pole arrangement.
34. The buffer of claim 33, wherein a gate of an uppermost NMOS transistor in the second totem pole arrangement is responsive to a second bias signal; and wherein for a first power supply signal having a magnitude that is greater than the magnitude of the second power supply signal and below a second threshold level, the second bias signal has a magnitude that increases in response to increases in the magnitude of the first power supply signal.
35. The buffer of claim 34, wherein for a first power supply signal having a magnitude that exceeds the second threshold level, the second bias signal remains constant in response to increases in the magnitude of the first power supply signal.
36. The buffer of claim 35, wherein the second threshold is about equal to a sum of a magnitude of the second power supply signal and a threshold voltage of the uppermost NMOS transistor in the second totem pole arrangement.
US09/770,099 2001-01-19 2001-01-25 Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology Expired - Fee Related US6388499B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/770,099 US6388499B1 (en) 2001-01-19 2001-01-25 Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US26300901P 2001-01-19 2001-01-19
US09/770,099 US6388499B1 (en) 2001-01-19 2001-01-25 Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology

Publications (1)

Publication Number Publication Date
US6388499B1 true US6388499B1 (en) 2002-05-14

Family

ID=26949609

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/770,099 Expired - Fee Related US6388499B1 (en) 2001-01-19 2001-01-25 Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology

Country Status (1)

Country Link
US (1) US6388499B1 (en)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030122606A1 (en) * 2001-12-03 2003-07-03 Broadcom Corporation Hot carrier injection suppression circuit
US6894529B1 (en) 2003-07-09 2005-05-17 Integrated Device Technology, Inc. Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control
US20050127957A1 (en) * 2001-01-09 2005-06-16 Ajit Janardhanan S. I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
US20050184768A1 (en) * 2003-12-11 2005-08-25 David Pilling Output drive circuit that accommodates variable supply voltages
US6967501B1 (en) 2003-12-18 2005-11-22 Integrated Device Technology, Inc. Impedance-matched output driver circuits having enhanced predriver control
US20060103435A1 (en) * 2004-11-18 2006-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. Single gate oxide I/O buffer with improved under-drive feature
US20060125521A1 (en) * 2004-12-15 2006-06-15 Kim Yang K Level shifter and level shifting method
US20060244432A1 (en) * 2005-04-29 2006-11-02 Honeywell International Inc. Precision modulated controller output
US20080030233A1 (en) * 2006-08-04 2008-02-07 Analog Devices, Inc. Stacked buffers
US20080143430A1 (en) * 2006-12-15 2008-06-19 Yi-Lin Chen Output signal driving circuit and method of driving output signal
US20080204109A1 (en) * 2007-02-23 2008-08-28 Pilling David J High-performance level shifter
US7663423B1 (en) * 2008-09-18 2010-02-16 Ili Technology Corp. Level shift circuit
US7737734B1 (en) * 2003-12-19 2010-06-15 Cypress Semiconductor Corporation Adaptive output driver
CN101944901A (en) * 2009-07-01 2011-01-12 意法半导体(鲁塞)有限公司 The integrated circuit that comprises broadband high-pressure buffer device
US20110102055A1 (en) * 2009-11-05 2011-05-05 Honeywell International Inc. Low-side driver high-voltage transient protection circuit
US20110156793A1 (en) * 2009-02-20 2011-06-30 Christian Larsen Systems and methods for driving high power states using lower voltage processes
US20160126944A1 (en) * 2014-10-30 2016-05-05 The Boeing Company P-channel mosfet high voltage driver
US10164798B2 (en) * 2016-12-05 2018-12-25 Synopsys, Inc. Driver circuit for transmitter
CN109818607A (en) * 2019-01-15 2019-05-28 中国科学院微电子研究所 Level shift circuit
CN111367341A (en) * 2018-12-26 2020-07-03 北京兆易创新科技股份有限公司 Reference voltage generating circuit and NAND chip

Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4782250A (en) 1987-08-31 1988-11-01 International Business Machines Corporation CMOS off-chip driver circuits
US5451889A (en) 1994-03-14 1995-09-19 Motorola, Inc. CMOS output driver which can tolerate an output voltage greater than the supply voltage without latchup or increased leakage current
US5467031A (en) 1994-09-22 1995-11-14 Lsi Logic Corporation 3.3 volt CMOS tri-state driver circuit capable of driving common 5 volt line
US5495183A (en) 1983-01-31 1996-02-27 Hitachi, Ltd. Level conversion circuitry for a semiconductor integrated circuit
US5521531A (en) 1993-12-13 1996-05-28 Nec Corporation CMOS bidirectional transceiver/translator operating between two power supplies of different voltages
US5594373A (en) 1994-12-20 1997-01-14 Sgs-Thomson Microelectronics, Inc. Output driver circuitry with selective limited output high voltage
US5596297A (en) 1994-12-20 1997-01-21 Sgs-Thomson Microelectronics, Inc. Output driver circuitry with limited output high voltage
US5598122A (en) 1994-12-20 1997-01-28 Sgs-Thomson Microelectronics, Inc. Voltage reference circuit having a threshold voltage shift
US5602496A (en) 1992-06-17 1997-02-11 Advanced Micro Devices, Inc. Input buffer circuit including an input level translator with sleep function
US5670905A (en) 1994-07-20 1997-09-23 Micron Technology, Inc. Low-to-high voltage CMOS driver circuit for driving capacitive loads
US5680064A (en) 1993-03-30 1997-10-21 Fujitsu Limited Level converter for CMOS 3V to from 5V
US5694361A (en) 1992-03-18 1997-12-02 Uchida; Toshiya Output circuit
US5748026A (en) 1992-11-25 1998-05-05 Sony Corporation Circuit for converting level of low-amplitude input
US5793592A (en) 1997-05-13 1998-08-11 International Business Machines Corporation Dynamic dielectric protection circuit for a receiver
US5798659A (en) 1995-05-26 1998-08-25 National Semiconductor Corporation Supply and interface configurable input/output buffer
US5834948A (en) * 1995-09-21 1998-11-10 Matsushita Electric Industrial Co.,Ltd. Output circuit
US5892371A (en) * 1996-02-12 1999-04-06 Advanced Micro Devices, Inc. Gate oxide voltage limiting devices for digital circuits
US5896045A (en) 1997-05-05 1999-04-20 Siegel; Joshua Static pulsed cross-coupled level shifter and method therefor
US5903179A (en) 1997-04-07 1999-05-11 Lg Semicon Co., Ltd. Data-outputting buffer circuit
US6025737A (en) 1996-11-27 2000-02-15 Altera Corporation Circuitry for a low internal voltage integrated circuit
US6031394A (en) * 1998-01-08 2000-02-29 International Business Machines Corporation Low voltage CMOS circuit for on/off chip drive at high voltage
US6046944A (en) 1998-01-28 2000-04-04 Sun Microsystems, Inc. Bias generator circuit for low voltage applications
US6054888A (en) 1998-10-02 2000-04-25 Advanced Micro Devices, Inc. Level shifter with protective limit of voltage across terminals of devices within the level shifter
US6057710A (en) * 1998-01-28 2000-05-02 Sun Microsystems, Inc. Diver circuit for 3.3v I/O buffer using 1.9v fabrication process
US6064227A (en) * 1997-04-18 2000-05-16 Nec Corporation Output buffer circuit having low breakdown voltage
US6067257A (en) 1998-03-16 2000-05-23 Hitachi, Ltd. Semiconductor integrated circuit device having step-down voltage circuit
US6081132A (en) * 1998-03-09 2000-06-27 Intel Corporation High voltage drive output buffer for low Voltage integrated circuits
US6118302A (en) 1996-05-28 2000-09-12 Altera Corporation Interface for low-voltage semiconductor devices

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495183A (en) 1983-01-31 1996-02-27 Hitachi, Ltd. Level conversion circuitry for a semiconductor integrated circuit
US4782250A (en) 1987-08-31 1988-11-01 International Business Machines Corporation CMOS off-chip driver circuits
US5694361A (en) 1992-03-18 1997-12-02 Uchida; Toshiya Output circuit
US5602496A (en) 1992-06-17 1997-02-11 Advanced Micro Devices, Inc. Input buffer circuit including an input level translator with sleep function
US5748026A (en) 1992-11-25 1998-05-05 Sony Corporation Circuit for converting level of low-amplitude input
US5680064A (en) 1993-03-30 1997-10-21 Fujitsu Limited Level converter for CMOS 3V to from 5V
US5521531A (en) 1993-12-13 1996-05-28 Nec Corporation CMOS bidirectional transceiver/translator operating between two power supplies of different voltages
US5451889A (en) 1994-03-14 1995-09-19 Motorola, Inc. CMOS output driver which can tolerate an output voltage greater than the supply voltage without latchup or increased leakage current
US5670905A (en) 1994-07-20 1997-09-23 Micron Technology, Inc. Low-to-high voltage CMOS driver circuit for driving capacitive loads
US5467031A (en) 1994-09-22 1995-11-14 Lsi Logic Corporation 3.3 volt CMOS tri-state driver circuit capable of driving common 5 volt line
US5598122A (en) 1994-12-20 1997-01-28 Sgs-Thomson Microelectronics, Inc. Voltage reference circuit having a threshold voltage shift
US5596297A (en) 1994-12-20 1997-01-21 Sgs-Thomson Microelectronics, Inc. Output driver circuitry with limited output high voltage
US5594373A (en) 1994-12-20 1997-01-14 Sgs-Thomson Microelectronics, Inc. Output driver circuitry with selective limited output high voltage
US5798659A (en) 1995-05-26 1998-08-25 National Semiconductor Corporation Supply and interface configurable input/output buffer
US5834948A (en) * 1995-09-21 1998-11-10 Matsushita Electric Industrial Co.,Ltd. Output circuit
US5892371A (en) * 1996-02-12 1999-04-06 Advanced Micro Devices, Inc. Gate oxide voltage limiting devices for digital circuits
US6147511A (en) 1996-05-28 2000-11-14 Altera Corporation Overvoltage-tolerant interface for integrated circuits
US6118302A (en) 1996-05-28 2000-09-12 Altera Corporation Interface for low-voltage semiconductor devices
US6025737A (en) 1996-11-27 2000-02-15 Altera Corporation Circuitry for a low internal voltage integrated circuit
US5903179A (en) 1997-04-07 1999-05-11 Lg Semicon Co., Ltd. Data-outputting buffer circuit
US6064227A (en) * 1997-04-18 2000-05-16 Nec Corporation Output buffer circuit having low breakdown voltage
US5896045A (en) 1997-05-05 1999-04-20 Siegel; Joshua Static pulsed cross-coupled level shifter and method therefor
US5793592A (en) 1997-05-13 1998-08-11 International Business Machines Corporation Dynamic dielectric protection circuit for a receiver
US6031394A (en) * 1998-01-08 2000-02-29 International Business Machines Corporation Low voltage CMOS circuit for on/off chip drive at high voltage
US6057710A (en) * 1998-01-28 2000-05-02 Sun Microsystems, Inc. Diver circuit for 3.3v I/O buffer using 1.9v fabrication process
US6046944A (en) 1998-01-28 2000-04-04 Sun Microsystems, Inc. Bias generator circuit for low voltage applications
US6081132A (en) * 1998-03-09 2000-06-27 Intel Corporation High voltage drive output buffer for low Voltage integrated circuits
US6067257A (en) 1998-03-16 2000-05-23 Hitachi, Ltd. Semiconductor integrated circuit device having step-down voltage circuit
US6054888A (en) 1998-10-02 2000-04-25 Advanced Micro Devices, Inc. Level shifter with protective limit of voltage across terminals of devices within the level shifter

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Bernstein et al., "High Speed CMOS Design Styles," Chapter 6, 1998, pp. 207-246.
Dhong et al., "A low-noise TTL-compatible CMOS off-chip driver," IBM J. Res. Develop., vol. 39, No. 1/2, Jan./Mar. 1995.

Cited By (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050127957A1 (en) * 2001-01-09 2005-06-16 Ajit Janardhanan S. I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
US7002379B2 (en) * 2001-01-09 2006-02-21 Broadcom Corporation I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
US20030122606A1 (en) * 2001-12-03 2003-07-03 Broadcom Corporation Hot carrier injection suppression circuit
US7138836B2 (en) 2001-12-03 2006-11-21 Broadcom Corporation Hot carrier injection suppression circuit
US6894529B1 (en) 2003-07-09 2005-05-17 Integrated Device Technology, Inc. Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control
US7123055B1 (en) 2003-07-09 2006-10-17 Integrated Device Technology, Inc. Impedance-matched output driver circuits having coarse and fine tuning control
US7224195B2 (en) * 2003-12-11 2007-05-29 Integrated Device Technology, Inc. Output drive circuit that accommodates variable supply voltages
US20050184768A1 (en) * 2003-12-11 2005-08-25 David Pilling Output drive circuit that accommodates variable supply voltages
US7586343B2 (en) 2003-12-11 2009-09-08 Integrated Device Technology, Inc Output drive circuit that accommodates variable supply voltages
US20070285135A1 (en) * 2003-12-11 2007-12-13 Integrated Device Technology, Inc. Output drive circuit that accommodates variable supply voltages
US6967501B1 (en) 2003-12-18 2005-11-22 Integrated Device Technology, Inc. Impedance-matched output driver circuits having enhanced predriver control
US7053661B1 (en) 2003-12-18 2006-05-30 Integrated Device Technology, Inc. Impedance-matched output driver circuits having enhanced predriver control
US7737734B1 (en) * 2003-12-19 2010-06-15 Cypress Semiconductor Corporation Adaptive output driver
US7193441B2 (en) * 2004-11-18 2007-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Single gate oxide I/O buffer with improved under-drive feature
CN1783719B (en) * 2004-11-18 2010-05-05 台湾积体电路制造股份有限公司 High voltage buffer module and voltage detecting circuit
US20060103435A1 (en) * 2004-11-18 2006-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. Single gate oxide I/O buffer with improved under-drive feature
US7471105B2 (en) * 2004-12-15 2008-12-30 Samsung Electronics Co., Ltd. Level shifter and level shifting method for higher speed and lower power
US20060125521A1 (en) * 2004-12-15 2006-06-15 Kim Yang K Level shifter and level shifting method
US20060244432A1 (en) * 2005-04-29 2006-11-02 Honeywell International Inc. Precision modulated controller output
US7492233B2 (en) * 2005-04-29 2009-02-17 Honeywell International Inc. Precision modulated controller output
US7821296B2 (en) * 2006-08-04 2010-10-26 Analog Devices, Inc. Stacked buffers
US20080030233A1 (en) * 2006-08-04 2008-02-07 Analog Devices, Inc. Stacked buffers
US20080143430A1 (en) * 2006-12-15 2008-06-19 Yi-Lin Chen Output signal driving circuit and method of driving output signal
US7554379B2 (en) 2007-02-23 2009-06-30 Integrated Device Technology, Inc. High-speed, low-power level shifter for mixed signal-level environments
US20080204109A1 (en) * 2007-02-23 2008-08-28 Pilling David J High-performance level shifter
US7663423B1 (en) * 2008-09-18 2010-02-16 Ili Technology Corp. Level shift circuit
US8410839B2 (en) * 2009-02-20 2013-04-02 Conexant Systems, Inc. Systems and methods for driving high power states using lower voltage processes
US20110156793A1 (en) * 2009-02-20 2011-06-30 Christian Larsen Systems and methods for driving high power states using lower voltage processes
CN101944901A (en) * 2009-07-01 2011-01-12 意法半导体(鲁塞)有限公司 The integrated circuit that comprises broadband high-pressure buffer device
CN101944901B (en) * 2009-07-01 2015-04-01 意法半导体(鲁塞)有限公司 Integrated circuit comprising a broadband high voltage buffer
US20110102055A1 (en) * 2009-11-05 2011-05-05 Honeywell International Inc. Low-side driver high-voltage transient protection circuit
US8339181B2 (en) 2009-11-05 2012-12-25 Honeywell International Inc. Low-side driver high-voltage transient protection circuit
US20160126944A1 (en) * 2014-10-30 2016-05-05 The Boeing Company P-channel mosfet high voltage driver
US9819340B2 (en) * 2014-10-30 2017-11-14 The Boeing Company P-channel MOSFET high voltage driver
US10164798B2 (en) * 2016-12-05 2018-12-25 Synopsys, Inc. Driver circuit for transmitter
CN111367341A (en) * 2018-12-26 2020-07-03 北京兆易创新科技股份有限公司 Reference voltage generating circuit and NAND chip
CN109818607A (en) * 2019-01-15 2019-05-28 中国科学院微电子研究所 Level shift circuit

Similar Documents

Publication Publication Date Title
US6388499B1 (en) Level-shifting signal buffers that support higher voltage power supplies using lower voltage MOS technology
US7388410B2 (en) Input circuits configured to operate using a range of supply voltages
US6693469B2 (en) Buffer interface architecture
JP4768300B2 (en) Voltage level conversion circuit and semiconductor integrated circuit device
US7227400B1 (en) High speed MOSFET output driver
US7430100B2 (en) Buffer circuit with enhanced overvoltage protection
US7786760B2 (en) I/O buffer circuit
US20030011418A1 (en) Level shifting circuit
WO2003030360A2 (en) High voltage cmos output driver in low voltage process
US6819159B1 (en) Level shifter circuit
US6677798B2 (en) High speed voltage level shifter
US7230469B2 (en) Multi-level/single ended input level shifter circuit
JP2013090278A (en) Output circuit
KR20000020484A (en) Input circuit of semiconductor ic
US6201428B1 (en) 5-volt tolerant 3-volt drive push-pull buffer/driver
US7098694B2 (en) Overvoltage tolerant input buffer
US7005913B2 (en) I/O buffer with wide range voltage translator
US7551035B2 (en) Fast converter for crossing voltage domains
JP2003324343A (en) Integrated circuit
KR100391991B1 (en) Semiconductor integrated circuit device with voltage interface circuit
US6426658B1 (en) Buffers with reduced voltage input/output signals
US6271707B1 (en) Level shifter
JP2003198358A (en) Level shift circuit
US6956412B2 (en) High-voltage input tolerant receiver
US7002372B2 (en) Moderate current 5V tolerant buffer using a 2.5 volt power supply

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEGRATED DEVICE TECHNOLOGY, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TIEN, TA-KE;WU, CHAU-CHIN;REEL/FRAME:011651/0986

Effective date: 20010222

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140514