US6449394B1 - Packing variable-length code bits at fixed positions - Google Patents
Packing variable-length code bits at fixed positions Download PDFInfo
- Publication number
- US6449394B1 US6449394B1 US09/351,062 US35106299A US6449394B1 US 6449394 B1 US6449394 B1 US 6449394B1 US 35106299 A US35106299 A US 35106299A US 6449394 B1 US6449394 B1 US 6449394B1
- Authority
- US
- United States
- Prior art keywords
- code words
- symbol
- symbols
- bits
- codebook
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
- H03M7/42—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code using table look-up for the coding or decoding process, e.g. using read-only memory
Definitions
- VL codes are an important part of several data compression algorithms.
- some conventional video compression algorithms such as those based on an MPEG (Moving Picture Experts Group) standard, apply variable-length coding to run-length-encoded data that is generated by (1) applying a transform, such as a discrete cosine transform (DCT), to blocks of either raw pixel data or motion-compensated interframe pixel difference data, (2) quantizing the resulting blocks of transform coefficients, and (3) run-length encoding the resulting blocks of quantized coefficients to generate the run-length-encoded data that are then variable-length encoded.
- a transform such as a discrete cosine transform (DCT)
- symbols are represented by fixed-length data(,i.e., data having the same number of bits for all symbols).
- symbols corresponding to the decimal integers 0 through 255 may be represented by the 8-bit binary values (00000000) through (11111111), respectively, where each 8-bit binary value is a fixed-length (i.e., 8-bit) code word representing a different integer.
- a set of symbols is represented by a set of VL code words having differing numbers of bits.
- VL code words having fewer bits are preferably assigned to symbols that occur more frequently.
- Table I shows a codebook of Huffman-type VL codes that may be used to efficiently represent integer data in which the frequency of occurrence of the integers decreases as the magnitude of the integer increases.
- a codebook is a table representing a mapping between symbols and their corresponding code words.
- code and “code word” are used interchangeably.
- the average number of bits used to represent each integer will be smaller than 8, the number of bits in the fixed-length binary representation, thereby achieving an overall reduction in the number of bits used to represent the entire set of integer data as compared to using the fixed-length 8-bit binary codes.
- the present invention is directed to a coding technique that addresses the problems of complexity and latency in prior-art variable-length coding that result from the dependence of the bit position of each VL code word in a sequence of VL encoded data on the previous VL code words.
- the present invention provides a simple and efficient way of merging the advantage of compression efficiency of variable-length coding with the advantage of known bit position of fixed-length coding.
- the present invention enables significant improvement in the implementation of decoders for encoded data generated according to the present invention, including the use of parallel decode processing.
- the m code words appear at regular intervals in the encoded stream based on the fixed length of the code words
- the present invention is a method for decoding an encoded stream into a decoded stream of symbols, comprising the steps of:
- the symbol sequence ⁇ A, B, A, C ⁇ would be VL coded as (0, 10, 0, 11) or simply (010011). Without prior knowledge of the symbol sequence, the bit position of the VL code corresponding to each symbol in the encoded sequence (010011) would not be known (except for the very first symbol) unless and until each preceding symbol had been decoded (or at least processed to a sufficient degree to determine the length of each preceding VL code). This implies that the decoding processing must be done in a sequential manner, precluding the use of parallel processing techniques to achieve decoding efficiency.
- the code sequence (011001) can be decoded in a sequential manner, similar to conventional VL decoding, by decoding the first three two-bit code words in sequence, while accumulating the redundant bits in the code words used for the symbol “A” in order to decode the fourth code word.
- each particular coding scheme still needs to account for each of the other possible sequences of symbols, including those that do not provide a sufficient number of redundant bits to encode an additional symbol. For example, four-symbol sequences having fewer than two occurrences of symbol “A” in the first three symbols would not provide the two redundant bits needed to encode accurately each possible value of the fourth symbol within the first six bits of encode data using the codebook of Table III. The handling of these other possible sequences will be explored in greater detail with regard to the following example.
- step 112 If the first two symbols S 1 and S 2 are both “A” or if one is an “A” and the other one is a “B,” then there will be enough redundant bits to encode the third symbol S 3 no matter whether S 3 is an “A,” “B,” “C,” or “D.” If so (as determined in step 112 ), then the third symbol S 3 is encoded into the six bits of encoded data using the redundant bits (step 114 ) and the pointer is again incremented (step 116 ) before returning to step 104 to process the next set of symbols. The exact encoding procedure depends on whether or not the first symbol S 1 is an “A,” as presented in lines 4 - 10 of the encoding pseudocode. Otherwise, if there are not enough redundant bits from encoding the first two symbols (step 112 ), then the processing returns to step 104 without further incrementing the pointer.
- the three symbols S 1 , S 2 , and S 3 are decoded in parallel using lines 1 , 2 , and 3 - 6 of the pseudocode, respectively (step 204 ). If the first two symbols S 1 and S 2 have values (i.e., two “A”s, or an “A” and a “B”) that would have provided enough redundant bits to encode the third symbol S 3 (step 206 ), then processing returns to step 202 to decode the next six bits of encoded data. Otherwise, there were not enough redundant bits and the third symbol S 3 should be discarded (step 208 ).
- FIGS. 1 and 2 correspond to lossless encoding and decoding, respectively, in which the decoded symbol sequence is identical to the original input symbol sequence.
- the penalty paid for this losslessness is having to verify (e.g., in step 206 of FIG. 2) whether an extra symbol was encoded into each set of encoded data.
- the extra symbol is “encoded” into the bitstream even if there were not enough redundant bits to do so without adversely affecting the ability of a decoder to accurately reconstruct the original symbol sequence.
- the encoding processing of such a lossy implementation may correspond to FIG. 1 without step 112
- the decoding processing may correspond to FIG. 2 without steps 206 and 208 .
- the encoding and decoding schemes of present invention can be implemented for different data compression applications.
- the present invention can be implemented in conjunction with a variable-length encoder of a video compression algorithm, where the variable-length encoder is able to exploit the existence of redundant bits to keep the total code-length constant for each block of data, thereby enabling both data compression and efficient (e.g., parallel) decoding.
Abstract
Description
TABLE I |
HUFFMAN-TYPE VARIABLE-LENGTH CODEBOOK |
VL codes | Integers | ||
(1XX) | 0-3 | ||
(01XX) | 4-7 | ||
(001XXX) | 8-15 | ||
(0001XXXX) | 16-31 | ||
(00001XXXXX) | 32-63 | ||
(000001XXXXXX) | 64-127 | ||
(0000001XXXXXXX) | 128-255 | ||
TABLE II |
CONVENTIONAL VARIABLE-LENGTH CODEBOOK |
VL codes | Symbols | ||
0 | A | ||
10 | B | ||
11 | C | ||
TABLE III |
CODEBOOK |
Codes | Symbols | ||
0Y | A | ||
10 | B | ||
11 | C | ||
TABLE IV |
CONVENTIONAL VARIABLE-LENGTH CODEBOOK |
VL codes | Symbols | ||
0 | A | ||
10 | B | ||
110 | C | ||
111 | D | ||
TABLE V |
CODEBOOK |
Codes | Symbols | ||
0YY | A | ||
10Y | B | ||
110 | C | ||
111 | D | ||
1 | Set (c1 c2 c3) = (b1 b2 b3); |
2 | Set (c4 c5 c6) = (b4 b5 b6); |
3 | If b1 == 0 |
4 | Set c6 = b6 OR (NOT (b4 AND b5) AND (b5 XOR r3)); | |
5 | Set c3 = b3 OR (c6 XOR r2); | |
6 | Set c2 = b2 OR (c3 XOR r1); |
7 | Else |
8 | Set c3 = b3 OR (NOT (b1 AND b2) AND (b2 XOR r1)); | |
9 | Set c6 = b6 OR (c3 XOR r2); | |
10 | Set c5 = b5 OR (c6 XOR r3) | |
1 | Decode the first symbol S1 from (c1 c2 c3); |
2 | Decode the second symbol S2 from (c4 c5 c6); |
3 | Decode the third symbol S3 = (d1 d2 d3) where: |
4 | d1 = c2 XOR c3; | |
5 | d2 = c3 XOR c6; | |
6 | d3 = c5 XOR c6 | |
1 | Set (c1 c2 c3) = (b1 b2 b3); |
2 | Set (c4 c5 c6) = (b4 b5 b6); |
3 | If b1 == 0 (=> c2 and c3 are free) |
″ |
4 | if b5 == 0 | (=> c6 is free) |
″ |
5 | set c2 = r3 XOR c5; |
″ | |
6 | set c3 = r2 XOR c2; |
″ | |
7 | set c6 = r1 XOR c5; |
″ |
8 | else | (=> only two bits are free) | /* OPTIONAL */ |
″ |
9 | set c2 = r3 XOR c5; | /* OPTIONAL */ |
10 | set c3 = r2 XOR c2; | /* OPTIONAL */ |
11 | else |
12 | if b4 == 0 | (=> c5 and c6 are free) |
13 | if b2 == 0 | (=> c3 is free) |
14 | set c5 = r3 XOR c2; |
15 | set c3 = r2 XOR c2; |
16 | set c6 = r1 XOR c5; |
17 | else | (=> only two bits are free) | /* OPTIONAL */ |
18 | set c5 = r3 XOR c2; | /* OPTIONAL */ |
19 | set c6 = r1 XOR c5; | /* OPTIONAL */ |
20 | else | /* OPTIONAL */ |
21 | if b5 == 0 | (=> c6 is free) | /* OPTIONAL */ |
22 | if b2 == 0 | (=> c3 is free) | /* OPTIONAL */ |
23 | set c3 = r2 XOR c2 | /* OPTIONAL */ |
24 | set c6 = r1 XOR c5 | /* OPTIONAL */ |
25 | else | /* OPTIONAL */ |
26 | if b2 == 0 | (=> c3 is free) | /* OPTIONAL */ |
27 | set c3 = r2 XOR c2 | /* OPTIONAL */ |
1 | Decode the first symbol S1 from (c1 c2 c3); |
2 | Decode the second symbol S2 from (c4 c5 c6); |
3 | Decode the third symbol S3 = (d1 d2 d3) where: |
4 | d1 = c5 XOR c6; | |
5 | d2 = c2 XOR c3; | |
6 | d3 = c2 XOR c5 | |
Claims (14)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/351,062 US6449394B1 (en) | 1999-07-09 | 1999-07-09 | Packing variable-length code bits at fixed positions |
EP00305752A EP1067694A3 (en) | 1999-07-09 | 2000-07-07 | Data compression |
JP2000208460A JP4603659B2 (en) | 1999-07-09 | 2000-07-10 | Method of packing variable length code bits at fixed positions |
TW089113539A TWI224430B (en) | 1999-07-09 | 2000-07-27 | Packing variable-length code bits at fixed positions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/351,062 US6449394B1 (en) | 1999-07-09 | 1999-07-09 | Packing variable-length code bits at fixed positions |
Publications (1)
Publication Number | Publication Date |
---|---|
US6449394B1 true US6449394B1 (en) | 2002-09-10 |
Family
ID=23379407
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/351,062 Expired - Lifetime US6449394B1 (en) | 1999-07-09 | 1999-07-09 | Packing variable-length code bits at fixed positions |
Country Status (4)
Country | Link |
---|---|
US (1) | US6449394B1 (en) |
EP (1) | EP1067694A3 (en) |
JP (1) | JP4603659B2 (en) |
TW (1) | TWI224430B (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6668094B1 (en) * | 1999-08-02 | 2003-12-23 | Samsung Electronics Co., Ltd. | Variable length coding method and apparatus |
US6829300B1 (en) * | 1999-07-07 | 2004-12-07 | Sony Corporation | Signal processing method and device |
US20060129901A1 (en) * | 2004-12-10 | 2006-06-15 | Fujitsu Limited | Method of writing data and channel adapter |
US20060125660A1 (en) * | 2002-07-22 | 2006-06-15 | Inria Institut National De Recherche | Digital data compression robust relative to transmission noise |
US20110134995A1 (en) * | 2008-08-15 | 2011-06-09 | Ji Cheng An | Video coding with coding of the locations of significant coefficients in a block of coefficients |
CN104584439A (en) * | 2012-08-20 | 2015-04-29 | 富士通株式会社 | Storage program, storage method, storage device, decompression program, decompression method, and decompression device |
US9088296B2 (en) | 2011-12-29 | 2015-07-21 | Microsoft Technology Licensing, Llc | Variable length coding and decoding using counters |
US20160182669A1 (en) * | 2014-12-22 | 2016-06-23 | Here Global B.V. | Optimal Coding Method for Efficient Matching Of Hierarchical Categories In Publish-Subscribe Systems |
US9705526B1 (en) * | 2016-03-17 | 2017-07-11 | Intel Corporation | Entropy encoding and decoding of media applications |
CN109937537A (en) * | 2016-11-18 | 2019-06-25 | 国际商业机器公司 | Coding Variable length symbol is to realize parallel decoding |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2842670B1 (en) * | 2002-07-22 | 2006-03-03 | Inst Nat Rech Inf Automat | IMPROVED COMPRESSION OF DIGITAL DATA |
EP1467570A1 (en) * | 2003-04-08 | 2004-10-13 | Alcatel | Method and apparatus for creating a robust video bit stream |
US20050256722A1 (en) * | 2004-05-14 | 2005-11-17 | Clark Adam L | System and method for lossless audio encoding and decoding |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297220A (en) * | 1991-08-28 | 1994-03-22 | Ricoh Company, Ltd. | Image processing system for image compression and decompression |
US5471207A (en) | 1994-02-23 | 1995-11-28 | Ricoh Company Ltd. | Compression of palettized images and binarization for bitwise coding of M-ary alphabets therefor |
US6243496B1 (en) * | 1993-01-07 | 2001-06-05 | Sony United Kingdom Limited | Data compression |
US6304676B1 (en) * | 1996-10-03 | 2001-10-16 | Mark A. Mathews | Apparatus and method for successively refined competitive compression with redundant decompression |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1211219A (en) * | 1982-06-30 | 1986-09-09 | Hideo Kuroda | Digital data code conversion circuit for variable- word-length data code |
JPH04221465A (en) * | 1990-12-21 | 1992-08-11 | Matsushita Electric Ind Co Ltd | Recording device |
US5245338A (en) * | 1992-06-04 | 1993-09-14 | Bell Communications Research, Inc. | High-speed variable-length decoder |
US5499382A (en) * | 1993-09-20 | 1996-03-12 | Nusinov; Eugene B. | Circuit and method of bit-packing and bit-unpacking using a barrel shifter |
DE69612515T2 (en) * | 1995-01-09 | 2001-08-23 | Matsushita Electric Ind Co Ltd | Digital coding device |
-
1999
- 1999-07-09 US US09/351,062 patent/US6449394B1/en not_active Expired - Lifetime
-
2000
- 2000-07-07 EP EP00305752A patent/EP1067694A3/en not_active Withdrawn
- 2000-07-10 JP JP2000208460A patent/JP4603659B2/en not_active Expired - Lifetime
- 2000-07-27 TW TW089113539A patent/TWI224430B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297220A (en) * | 1991-08-28 | 1994-03-22 | Ricoh Company, Ltd. | Image processing system for image compression and decompression |
US6243496B1 (en) * | 1993-01-07 | 2001-06-05 | Sony United Kingdom Limited | Data compression |
US5471207A (en) | 1994-02-23 | 1995-11-28 | Ricoh Company Ltd. | Compression of palettized images and binarization for bitwise coding of M-ary alphabets therefor |
US6304676B1 (en) * | 1996-10-03 | 2001-10-16 | Mark A. Mathews | Apparatus and method for successively refined competitive compression with redundant decompression |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6829300B1 (en) * | 1999-07-07 | 2004-12-07 | Sony Corporation | Signal processing method and device |
US6668094B1 (en) * | 1999-08-02 | 2003-12-23 | Samsung Electronics Co., Ltd. | Variable length coding method and apparatus |
US20060125660A1 (en) * | 2002-07-22 | 2006-06-15 | Inria Institut National De Recherche | Digital data compression robust relative to transmission noise |
US7193542B2 (en) * | 2002-07-22 | 2007-03-20 | Inria Institut National De Recherche En Informatique Et En Automatique | Digital data compression robust relative to transmission noise |
US20060129901A1 (en) * | 2004-12-10 | 2006-06-15 | Fujitsu Limited | Method of writing data and channel adapter |
US7480850B2 (en) * | 2004-12-10 | 2009-01-20 | Fujitsu Limited | Method of writing data and channel adapter |
US20110134995A1 (en) * | 2008-08-15 | 2011-06-09 | Ji Cheng An | Video coding with coding of the locations of significant coefficients in a block of coefficients |
US9088296B2 (en) | 2011-12-29 | 2015-07-21 | Microsoft Technology Licensing, Llc | Variable length coding and decoding using counters |
CN104584439A (en) * | 2012-08-20 | 2015-04-29 | 富士通株式会社 | Storage program, storage method, storage device, decompression program, decompression method, and decompression device |
US20150160876A1 (en) * | 2012-08-20 | 2015-06-11 | Fujitsu Limited | Character data storing method and character data stornig device |
US20160182669A1 (en) * | 2014-12-22 | 2016-06-23 | Here Global B.V. | Optimal Coding Method for Efficient Matching Of Hierarchical Categories In Publish-Subscribe Systems |
US10158738B2 (en) * | 2014-12-22 | 2018-12-18 | Here Global B.V. | Optimal coding method for efficient matching of hierarchical categories in publish-subscribe systems |
US9705526B1 (en) * | 2016-03-17 | 2017-07-11 | Intel Corporation | Entropy encoding and decoding of media applications |
CN109937537A (en) * | 2016-11-18 | 2019-06-25 | 国际商业机器公司 | Coding Variable length symbol is to realize parallel decoding |
CN109937537B (en) * | 2016-11-18 | 2023-05-30 | 国际商业机器公司 | Encoding variable length symbols to enable parallel decoding |
Also Published As
Publication number | Publication date |
---|---|
JP2001069013A (en) | 2001-03-16 |
EP1067694A3 (en) | 2003-10-15 |
TWI224430B (en) | 2004-11-21 |
EP1067694A2 (en) | 2001-01-10 |
JP4603659B2 (en) | 2010-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7564384B2 (en) | Binarizing method and device thereof | |
US7501964B2 (en) | Entropy coding for digital codecs | |
US7804428B2 (en) | System and method for compressing a stream of integer-valued data | |
US6449394B1 (en) | Packing variable-length code bits at fixed positions | |
US5818877A (en) | Method for reducing storage requirements for grouped data values | |
US5463699A (en) | Data compression | |
US5550542A (en) | Variable length code look-up table having separate code length determination | |
JPH0485621A (en) | Rounding device | |
US5541595A (en) | Variable length code decoder for simultaneous decoding the most significant bits and the least significant bits of a variable length code | |
JP2831888B2 (en) | HDTV decoder | |
WO2021027487A1 (en) | Encoding method and related device | |
EP3461307B1 (en) | Digital data compression | |
KR100647192B1 (en) | Data coding apparatus and method for reducing decoding time of data | |
US6501398B2 (en) | Variable-length code decoder using barrel shifters and a look-up table | |
US7193541B2 (en) | Representation of sign in encoding scheme | |
KR20010087269A (en) | Variable length decoding system and method | |
Elnahas et al. | Low-rate entropy coding of transformed images | |
JP2934603B2 (en) | Method and apparatus for decoding variable length code | |
KR100975063B1 (en) | Apparatus for decoding variable length coded bitstream, and method thereof, and recording medium storing a program to execute thereof | |
US6522270B1 (en) | Method of coding frequently occurring values | |
KR0134359B1 (en) | Coding and decoding system of variable scan region | |
KR100988010B1 (en) | Method and Apparatus for Coding and Decoding using Bit-Precision | |
US6583736B1 (en) | Bitcode sequence coding of frequently occurring values | |
Lin et al. | A Novel Image Compression Scheme based on VQ and Data Embedding | |
KR19980035872A (en) | Data coding and decoding method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SARNOFF CORPORATION, NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLORENCIO, DINEI A.;REEL/FRAME:010100/0423 Effective date: 19990702 |
|
AS | Assignment |
Owner name: SARNOFF CORPORATION, NEW JERSEY Free format text: RE-RECORD TO ADD ASSIGNEE NAME, PREVIOUSLY RECORDED ON REEL 010100 FRAME 0423. ASSIGNOR CONFIRMS THE ASSIGNMENT OF THE ENTIRE INTEREST.;ASSIGNOR:FLORENCIO, DINEI A.;REEL/FRAME:010587/0595 Effective date: 19990702 Owner name: MOTOROLA, INC., ILLINOIS Free format text: RE-RECORD TO ADD ASSIGNEE NAME, PREVIOUSLY RECORDED ON REEL 010100 FRAME 0423. ASSIGNOR CONFIRMS THE ASSIGNMENT OF THE ENTIRE INTEREST.;ASSIGNOR:FLORENCIO, DINEI A.;REEL/FRAME:010587/0595 Effective date: 19990702 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129D Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
AS | Assignment |
Owner name: AMTRAN TECHNOLOGY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SARNOFF CORPORATION;REEL/FRAME:021679/0462 Effective date: 20080917 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INADVERTENTLY LISTED PATENT NO. 6449194 AND ADD PATENT NO. 6449394 PREVIOUSLY RECORDED AT REEL: 040928 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:044476/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |