US6462423B1 - Flip-chip with matched lines and ground plane - Google Patents
Flip-chip with matched lines and ground plane Download PDFInfo
- Publication number
- US6462423B1 US6462423B1 US09/653,139 US65313900A US6462423B1 US 6462423 B1 US6462423 B1 US 6462423B1 US 65313900 A US65313900 A US 65313900A US 6462423 B1 US6462423 B1 US 6462423B1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- dielectric layer
- signal lines
- flip
- ground plane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
- H01L2223/6622—Coaxial feed-throughs in active or passive substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates generally to compensation for impedance, capacitance and inductance through matching conductive line lengths on a flip-chip semiconductor device.
- the invention includes at least one ground plane, and signal lines having matched lengths to simplify compensation circuitry.
- FIGS. 1 and 2 illustrate a prior art flip-chip semiconductor device 2 in conjunction with a carrier substrate 4 .
- Flip-chip technology its fabrication and use are well known to those of ordinary skill in the art as it has been in use and developed for over 30 years.
- a flip-chip semiconductor device 2 conventionally comprises an active semiconductor die 6 having an active surface 8 and active surface contacts or bond pads 10 .
- a dielectric layer 12 for example of silicon dioxide or silicon nitride, is formed over the active surface 8 by techniques well known in the art.
- Vias 14 are defined in dielectric layer 12 , for example, using well known photolithographic techniques to mask and pattern the dielectric layer 12 and etching same, for example, with buffered HF, to expose the active surface contacts or bond pads 10 of the active surface 8 .
- the bond pads 10 may be connected to traces of an electrical interconnect layer 16 on the dielectric layer 12 in the form of power, ground and signal lines 17 in a well known manner, for example, by evaporating or sputtering aluminum or an alloy thereof, followed by masking and etching.
- the lines 17 of the electrical interconnect layer 16 enable the relatively compact array of bond pads 10 to be distributed over a broader surface area.
- Solder bumps 18 are placed upon ends of the lines 17 of the electrical interconnect layer 16 to enable electrical coupling with contact pads 20 on a carrier substrate 22 , such as a printed wiring board.
- the flip-chip semiconductor device 2 with the solder bumps 18 , is inverted so that its front surface 24 faces toward the top surface 26 of the substrate 22 , with each solder bump 18 on the semiconductor device 2 being positioned on the appropriate contact pad 20 of the carrier substrate 22 .
- the assembly of the flip-chip semiconductor device 2 and the carrier substrate 4 is then heated so as to liquify the solder bumps 18 and thus connect each bond pad 10 on the semiconductor device 2 to an associated contact pad 20 on the carrier substrate 4 .
- the flip-chip arrangement does not require leads coupled to the active surface of a die and extending beyond the lateral periphery thereof, it provides a compact assembly in terms of the die's “footprint.”
- the area of the carrier substrate 4 occupied by the contact pads 20 is, for a given die, the same or less than that occupied by the die itself.
- the contacts on the die, in the form of solder bumps 18 may be arranged in a so-called “area array” disposed over substantially the entire front face of the die.
- signal lines for integrated circuits generate electromagnetic and electrostatic fields. These electromagnetic and electrostatic fields may affect the signals carried in adjacent signal lines unless some form of compensation is used. It is known to use a ground plane to couple the cross-talk from a signal line on a flip-chip package.
- An example of a flip-chip semiconductor device using a ground plane is shown and described in U.S. Pat. No. 6,020,637 to Karnezos (Feb. 1, 2000), the disclosure of which is hereby incorporated herein by reference.
- cross-talk Electromagnetic and electrostatic coupling between signal lines, or “cross-talk”, is undesirable because it increases the impedance of the signal lines and may create impedance mismatching and signal delays.
- the primary factors affecting cross-talk include the surface area of the signal line directed to an adjacent signal line, which includes signal line length, the distance between the signal lines and the dielectric constant ( ⁇ r ) of the material between the signal lines.
- ⁇ r dielectric constant
- One further aspect of flip-chip packaging which adds to the complexity of matching the impedances of the lines is varied line lengths externally between bond pads or other contacts on a die and the solder bumps.
- conventional wisdom encourages the shortest signal line possible because the shorter the distance the signal needs to travel, the faster it arrives.
- a signal line path is designed for placement on a semiconductor die, or other carrier substrate, it is typically designed with each signal line having an optimal path such that it travels on as short a path as possible, given the overall layout of all the signal line paths.
- the signal lines travel in as direct a path as possible from their origins to their destinations, with some variance to accommodate for the paths of other signal lines, and positions of various components.
- the impedance loads on multiple signal lines fed by a common die are equal, the signal strength of the overall system is strongest and signal transfer is most reliable. Impedance mismatches between the signal lines may cause undesirable signal reflections and delays. It is most desirable to have equal impedance loads on each signal line associated with a die, as viewed from the die. To accomplish this, a method used with flip-chip and other type packaging is to add inductors and capacitors to balance the load on each signal line as seen by the semiconductor die.
- each signal line on a flip-chip semiconductor device has substantially a common length, regardless of the signal line's origin and destination on the device.
- the overall length of each of the signal lines may be made substantially equal.
- a ground plane may be placed above or below a signal line layer, or both above and below it, separated from the signal line layer by a dielectric layer.
- the signal lines are isolated from the active surface of the die or the signal lines on a circuit board, or both, and a reference is created for matching impedance.
- the ground plane further allows signals on the various signal lines to have a return path to the power source.
- the signal lines each having a common electrical length, they also have a common impedance, common time required for signal propagation, and other common characteristics and thus do not require compensation using inductors and capacitors.
- an array of bond pads is disposed on a carrier substrate and coupled to an array of discrete conductive elements also disposed on the carrier substrate, through a plurality of signal lines, each of substantially a common length.
- the discrete conductive elements may include, by example only, solder bumps, conductive or conductor-allied epoxy pillars or bumps, polymer contacts containing conductive particles, other metallic elements other than solder, or other discrete conductive elements known in the art.
- the array of bond pads is disposed in a single row of bond pads along the center of a semiconductor die surface.
- the array of bond pads comprises two rows of bond pads along the center of a semiconductor die surface.
- the signal lines extend from the conductive elements to locations near one or more rows of bond pads. The signal lines are then wire bonded to the bond pads.
- a method of manufacturing flip-chip semiconductor devices wherein a first dielectric passivation layer is deposited on a surface of a semiconductor die having bond pads, and portions of the first passivation layer are removed to expose the bond pads.
- a conductive layer is deposited over the first dielectric passivation layer, and portions of the conductive layer are removed to define ground, power or signal lines, or traces, extending in substantially common lengths to locations for conductive elements.
- a second dielectric passivation layer is deposited over the conductive signal lines, and portions of the second passivation layer are removed to allow access to the conductive signal lines at the conductive element locations.
- a ground plane is deposited over portions of the second passivation layer, leaving the conductive element locations exposed and surrounded by a border of dielectric material.
- a dielectric layer is deposited over portions of the ground plane to insulate the ground plane from the conductive elements which are coupled to the conductive signal lines at the conductive element locations.
- a ground plane may be deposited before the conductive signal line layer and separated from it by an additional dielectric passivation layer and borders of dielectric material through which conductive elements may extend from the semiconductor die surface to the conductive element locations.
- An electronic system comprising a processor, a memory device, an input, an output and a storage device, at least one of which includes a flip-chip semiconductor device having signal lines each of substantially a common length.
- a semiconductor wafer is disclosed having at least one flip-chip semiconductor device having signal lines each of substantially a common length.
- FIG. 1 is a front surface view of a prior art flip-chip semiconductor device
- FIG. 2 is a cross-sectional view of a prior art flip-chip semiconductor device and carrier substrate
- FIG. 3 is a front surface view of a flip-chip semiconductor device according to a first embodiment of a first aspect of the present invention
- FIG. 4 is a front surface view of a flip-chip semiconductor device according to a second embodiment of the first aspect of the present invention.
- FIG. 5 is a cross-sectional view of the flip-chip semiconductor device of FIG. 4 sectioned along line 5 A— 5 A;
- FIG. 6 is a front surface view of a flip-chip semiconductor device according to a third embodiment of the first aspect of the present invention.
- FIG. 7 is a cross-sectional view of a flip-chip semiconductor device according to a fourth embodiment of the first aspect of the present invention.
- FIG. 8 is a cross-sectional view of a flip-chip semiconductor device according to a first embodiment of a second aspect of the present invention.
- FIG. 9 is a cross-sectional view of a flip-chip semiconductor device according to a second embodiment of the second aspect of the present invention.
- FIG. 10 is a cross-sectional view of a flip-chip semiconductor device according to a third embodiment of the second aspect of the present invention.
- FIG. 11 is a block diagram of an electrical system comprising a flip-chip semiconductor device according to an embodiment of the present invention.
- FIG. 12 is a diagram of semiconductor wafer comprising a flip-chip semiconductor device according to an embodiment of the present invention.
- the present invention includes a ground plane, and signal lines each having substantially equal signal line length.
- FIG. 3 is a view of a surface of a portion of a flip-chip semiconductor device 30 having signal lines 32 , 34 , 36 , 37 , 38 , 40 , 42 , 44 and 46 of substantially equal length.
- the signal lines 32 , 34 , 36 , 37 , 38 , 40 , 42 and 46 which would conventionally be shorter due to their positions in relation to respective bond pads 47 on the active surface of the semiconductor die 48 each have additional direction changes 50 and line lengths 52 added to extend their overall line length to be substantially equal to that of the longest signal line 44 .
- each of the signal lines 32 , 34 , 36 , 37 , 38 , 40 , 42 , 44 and 46 is conventionally formed of the same conductive material having the same properties and the same width and height, the electrical signals carried by the signal lines 32 , 34 , 36 , 37 , 38 , 40 , 42 , 44 and 46 must each travel the same distance through the same conductive medium between the bond pads 47 and the conductive elements 54 .
- the impedance “seen” by the semiconductor die 48 on each signal line 32 , 34 , 36 , 37 , 38 , 40 , 42 , 44 and 46 is substantially the same. Additionally, signal delays and clock skew caused by varied signal line lengths is avoided.
- signal lines are conventionally formed by selectively removing conductive material from a conductive layer using well known photolithographic techniques and etching, adding additional bends 50 and lengths 52 to the signal lines 32 , 34 , 36 , 37 , 38 , 40 , 42 , 44 and 46 will not add additional expense or steps to the semiconductor fabrication process, as the mask pattern used to define the signal lines in a layer of conductive material deposited over the active surface of the die may easily be configured to provide the substantially equal signal line lengths.
- FIG. 4 illustrates a second embodiment of the first aspect of the invention.
- FIG. 4 shows a first array of connections to the surface 90 of a semiconductor die 92 in the form of bond pads 94 in a single row.
- a second array of connections, in the form of conductive elements 96 is distributed over the surface 90 of the semiconductor die 92 .
- the conductive elements 96 are distributed substantially uniformly over the surface 90 of the semiconductor die 92 to maximize the pitch of, or spacing between, the conductive elements 96 .
- any arrangement of conductive elements 96 is acceptable for use with the present invention.
- Each bond pad 94 is coupled to a conductive element 96 through a signal line 98 comprising a substantially equal length.
- signal lines 98 have been shown schematically in FIG. 4 as mere lines, rather than as wider conductive traces as depicted with respect to the signal lines of FIG. 3 .
- signal lines 98 have been shown schematically in FIG. 4 as mere lines, rather than as wider conductive traces as depicted with respect to the signal lines of FIG. 3 .
- Those of ordinary skill in the art will, however, understand and appreciate that formation of signal lines on semiconductor devices is a well known technology and that selecting a suitable width for same is conventional.
- FIG. 5 shows a cross-sectional view of the semiconductor die 92 of FIG. 4 along line 5 A— 5 A.
- FIG. 5 also shows a ground plane 104 and a dielectric passivation layer 106 disposed between the surface 90 of the semiconductor die 92 and the signal lines 98 .
- FIG. 6 illustrates a third embodiment of the first aspect of the invention.
- the lengths of signal lines 110 are all substantially equal between the bond pads 112 and the conductive elements 114 , as with previous embodiments, the bond pads 112 are in two rows rather than one.
- signal lines 110 have been shown schematically in FIG. 6 as mere lines, rather than as wider conductive traces as depicted with respect to the signal lines of FIG. 3 .
- Those of ordinary skill in the art will, however, understand and appreciate that formation of signal lines on semiconductor devices is a well known technology and that selecting a suitable width for same is conventional.
- FIG. 7 shows a fourth embodiment of the first aspect of the invention.
- the signal line lengths include a portion of bond wire 120 as a connection between traces 122 placed on the semiconductor die 124 and bond pads 126 coupled to the active surface 128 of the die 124 .
- the bond wires 120 may be bonded directly to the traces 122 , or additional bond pads may be placed at the ends 130 of the traces 122 to facilitate bonding.
- the traces 122 and solder balls 125 may alternatively be formed on a carrier substrate separate from the semiconductor die 124 and the carrier substrate be placed over the semiconductor die surface 128 and adhered thereto.
- each of the traces 122 By configuring each of the traces 122 to have substantially equal lengths between the solder balls 132 and the trace ends 130 , the advantages of the invention may be realized. Additionally, each of the bond wires 120 are most preferably of substantially equal lengths. The embodiment shown in FIG. 7 is particularly useful for adapting leads over chip (LOC) die architectures for use with ball grid arrays (BGAs).
- LOC leads over chip
- FIG. 8 is a cross-sectional view of a flip-chip semiconductor device 56 , such as that shown in FIG. 3, having at least one ground plane 76 according to a first embodiment of a second aspect of the present invention.
- the ground plane 58 is included among the flip-chip semiconductor device layers 60 to provide a reference basis for matching impedance, and isolate each of the signal lines 62 , 64 and 66 from the electromagnetic and electrostatic fields emanating from adjacent signal lines and circuitry.
- a semiconductor die 68 having an active surface 70 and active surface contacts in the form of bond pads 72 is provided.
- a first dielectric layer 73 is formed over the active surface 70 and patterned to expose the bond pads 72 through openings or vias 74 .
- a ground plane 76 is then formed on the dielectric layer 73 in a well known manner, such as by sputtering or evaporation of aluminum or aluminum alloy, and coupled to the bond pads 72 through the vias 74 . Selected portions of the ground plane 76 are then defined, for example, using well known photolithographic techniques and etched to form vias 78 . This etching is performed, for example, using a solution consisting of nitric and phosphoric acids.
- a second dielectric layer 80 is then formed, for example, by low pressure chemical vapor deposition or spin-on polymer passivation, as well known to those of ordinary skill in the semiconductor art. It is important to note that the dielectric layer 80 is formed not only on the upper surface of the ground plane 76 , but also on the surface of the ground plane 76 located within the vias 78 , thus preventing electrical connection between the ground plane 76 and the to-be-formed electrical interconnect layer 82 . Vias 84 are then defined using methods well known in the art, such as well known photolithographic techniques and etching, to expose selected bond pads 72 which are to be connected to the electrical interconnect layer 82 .
- the electrical interconnect layer 82 is then formed having signal lines 62 , 64 , and 66 of substantially equal length in a well known manner, for example, by evaporating or sputtering aluminum or an aluminum alloy. Conductive elements 92 are placed upon portions of the electrical interconnect layer 82 .
- the signal lines 62 , 64 , and 66 each have substantially equal length by adding bends and lengths to make each of the signal lines 62 , 64 , and 66 substantially as long as the longest signal line.
- the signal lines 62 , 64 , and 66 are isolated from the circuitry on the active surface 70 .
- the ground plane 76 sufficiently close to the electrical interconnect layer 82 , the signal lines 62 , 64 , and 66 are isolated from each other. How close the ground plane 76 must be to the signal lines 62 , 64 , and 66 to sufficiently couple the electromagnetic and electrostatic fields from the signal lines 62 , 64 , and 66 to prevent cross-talk is dependent upon a number of factors including, for example, the height of the signal lines, the distance between the signal lines, material from which the signal lines are formed and the material between the signal lines. It is believed that one of ordinary skill in the art may readily determine the spacing required between the ground plane 76 and the electrical interconnect layer 82 to adequately couple the electromagnetic and electrostatic fields from the signal lines 62 , 64 , and 66 for a given application and architecture.
- FIG. 9 is a cross-sectional view of a portion of a flip-chip semiconductor device 300 having at least one ground plane 302 according to a second embodiment of the second aspect of the present invention.
- the at least one ground plane 302 of the flip-chip semiconductor device 300 of the second embodiment rather than being placed between the semiconductor die 304 and the electrical interconnect layer 306 , is placed above the electrical interconnect layer 306 , separated therefrom by a dielectric layer 308 .
- the ground plane 302 isolates the signal lines 309 , 310 and 312 , each of substantially equal length, from circuitry on a substrate such as a printed wiring board to be coupled to the flip-chip semiconductor device 300 .
- the fabrication techniques and methods for placing a ground plane 302 above the electrical interconnect layer 306 are similar to the techniques and methods for placing the ground plane 302 below the electrical interconnect layer 306 and are known to one of ordinary skill in the semiconductor art. It will also be clear to one of ordinary skill in the art that a dielectric or passivation material 314 must also be placed between the ground plane 302 and the conductive elements 316 to electrically isolate the conductive signals traveling through the conductive elements 316 to the electrical interconnect layer 306 from the ground plane 302 .
- FIG. 10 is a cross-sectional view of a portion of a flip-chip semiconductor device 112 having at least two ground planes 116 and 118 according to a third embodiment of the second aspect of the present invention.
- This third embodiment combines the first and second embodiments in that there are two ground planes 116 and 118 .
- the electrical interconnect layer 120 and corresponding signal lines 122 , 124 and 126 are isolated from both the active circuitry on the semiconductor die 128 and from any circuitry on a substrate such as a printed wiring board to be coupled to the flip-chip semiconductor device 112 .
- a substrate such as a printed wiring board
- a dielectric or passivation layer on the upper surface of the flip-chip semiconductor device, leaving the conductive elements exposed, to protect the upper conductive layer from coming in contact with other conductive signal lines, grounding to another component, or contacting solder overflow from the flip-chip bonding process. It is also contemplated and will be understood by one of ordinary skill in the art that while only a single electrical interconnect layer has been shown and described with respect to each of the embodiments herein, two or more electrical interconnect layers may be formed, each separated from other conductive layers by a dielectric layer or two dielectric layers and a ground plane using similar methods well known in the art.
- the principles of the present invention are applicable to semiconductor architectures and fabrication techniques relating to other flip-chip forms, and those other than flip-chip semiconductor architectures and fabrication techniques.
- the present invention may also reduce signal skew and eliminate the need for capacitive and inductive compensation for controlled collapse chip connections (C4s), chip scale packaging (CSP), lead frame bonded architectures and tape automated bonding (TAB) architectures.
- C4s controlled collapse chip connections
- CSP chip scale packaging
- TAB tape automated bonding
- FIG. 11 is a block diagram of an electronic system 200 which includes components having one or more flip-chip semiconductor devices 206 having signal lines of substantially equal length and configured according to one or more embodiments of the present invention.
- the electronic system 200 includes a processor 204 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. Additionally, the electronic system 200 includes one or more input devices 108 , such as a keyboard or a mouse, coupled to the processor 204 to allow an operator to interface with the electronic system 200 .
- the electronic system 200 also includes one or more output devices 210 coupled to the processor 204 , such output devices including such outputs as a printer, a video terminal or a network connection.
- One or more data storage devices 212 are also conventionally coupled to the processor 204 to store or retrieve data from external storage media (not shown).
- Conventional storage devices 212 include, but are not limited to, hard and floppy disks, tape cassettes, and compact disks.
- the processor 204 is also conventionally coupled to a cache memory 214 , which is usually static random access memory (“SRAM”), and to DRAM 202 .
- SRAM static random access memory
- DRAM dynamic random access memory
- the flip-chip semiconductor device 206 configured according to one or more of the embodiments of the present invention may be incorporated into any one of the cache, DRAM, input, output, storage and processor devices 214 , 202 , 208 , 210 , 212 , and 204 .
- flip-chip semiconductor devices 218 may be fabricated on the surface of a semiconductor wafer 216 of silicon, gallium arsenide, or indium phosphide in accordance with one or more embodiments of the present invention.
- a semiconductor wafer 216 of silicon, gallium arsenide, or indium phosphide in accordance with one or more embodiments of the present invention.
- the circuit traces 118 may be fabricated on semiconductor substrates other than a wafer, such as a Silicon-on-Insulator (SOI) substrate, a Silicon-on-Glass (SOG) substrate, a Silicon-on-Sapphire (SOS) substrate, or other semiconductor material layers on supporting substrates.
- SOI Silicon-on-Insulator
- SOG Silicon-on-Glass
- SOS Silicon-on-Sapphire
Abstract
Description
Claims (38)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/653,139 US6462423B1 (en) | 2000-08-31 | 2000-08-31 | Flip-chip with matched lines and ground plane |
US10/037,637 US6627999B2 (en) | 2000-08-31 | 2001-10-23 | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US10/191,654 US6713879B2 (en) | 2000-08-31 | 2002-07-08 | Semiconductor substract with substantially matched lines |
US10/295,638 US6703714B2 (en) | 2000-08-31 | 2002-11-15 | Methods for fabricating flip-chip devices and preventing coupling between signal interconnections |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/653,139 US6462423B1 (en) | 2000-08-31 | 2000-08-31 | Flip-chip with matched lines and ground plane |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/037,637 Continuation-In-Part US6627999B2 (en) | 2000-08-31 | 2001-10-23 | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US10/191,654 Continuation US6713879B2 (en) | 2000-08-31 | 2002-07-08 | Semiconductor substract with substantially matched lines |
Publications (1)
Publication Number | Publication Date |
---|---|
US6462423B1 true US6462423B1 (en) | 2002-10-08 |
Family
ID=24619638
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/653,139 Expired - Lifetime US6462423B1 (en) | 2000-08-31 | 2000-08-31 | Flip-chip with matched lines and ground plane |
US10/191,654 Expired - Lifetime US6713879B2 (en) | 2000-08-31 | 2002-07-08 | Semiconductor substract with substantially matched lines |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/191,654 Expired - Lifetime US6713879B2 (en) | 2000-08-31 | 2002-07-08 | Semiconductor substract with substantially matched lines |
Country Status (1)
Country | Link |
---|---|
US (2) | US6462423B1 (en) |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030030995A1 (en) * | 2001-05-30 | 2003-02-13 | Andreas Taube | Printed circuit board for semiconductor memory device |
US20030118130A1 (en) * | 2001-09-17 | 2003-06-26 | Mark Greenberg | System and method for shared decoding using a data replay scheme |
US20030133519A1 (en) * | 2001-09-17 | 2003-07-17 | Manish Shah | Forward tracing decoder apparatus and method |
US20030147479A1 (en) * | 2001-09-17 | 2003-08-07 | Manish Shah | System and method for shared decoding |
US6606270B2 (en) * | 1998-02-27 | 2003-08-12 | Micron Technology, Inc. | Device and method for supplying current to a semiconductor memory to support a boosted voltage within the memory during testing |
US6627999B2 (en) * | 2000-08-31 | 2003-09-30 | Micron Technology, Inc. | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US6713879B2 (en) | 2000-08-31 | 2004-03-30 | Micron Technology, Inc. | Semiconductor substract with substantially matched lines |
US20040074865A1 (en) * | 2002-10-17 | 2004-04-22 | Kwun-Yao Ho | Hybrid interconnect substrate and method of manufacture thereof |
US20040106228A1 (en) * | 2002-12-03 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Substrate based ESD network protection method for flip chip design |
US6777804B1 (en) * | 2003-04-09 | 2004-08-17 | Via Technologies, Inc. | Flip-chip package substrate |
US20050253253A1 (en) * | 2004-05-12 | 2005-11-17 | Siliconware Precision Industries Co., Ltd. | High electrical performance semiconductor package |
US20050269684A1 (en) * | 2004-06-08 | 2005-12-08 | Seung-Duk Baek | Semiconductor package including redistribution pattern and method of manufacturing the same |
US20060057832A1 (en) * | 2004-09-10 | 2006-03-16 | Agency For Science, Technology And Research | Wafer level packages and methods of fabrication |
US20060071714A1 (en) * | 2004-09-28 | 2006-04-06 | Texas Instruments Incorporated | Reducing the coupling between LC-oscillator-based phase-locked loops in flip-chip ASICs |
US7087466B1 (en) | 2004-06-11 | 2006-08-08 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a solder-attached ground plane |
US20060263938A1 (en) * | 2005-05-18 | 2006-11-23 | Julian Partridge | Stacked module systems and method |
DE102005026229B4 (en) * | 2004-06-08 | 2006-12-07 | Samsung Electronics Co., Ltd., Suwon | Semiconductor package containing a redistribution pattern and method of making the same |
US7245023B1 (en) | 2004-06-11 | 2007-07-17 | Bridge Semiconductor Corporation | Semiconductor chip assembly with solder-attached ground plane |
US20070241349A1 (en) * | 2006-04-14 | 2007-10-18 | Toshiki Kishioka | Semiconductor device with a driver circuit for light emitting diodes |
US20080122054A1 (en) * | 2006-11-02 | 2008-05-29 | Leland Szewerenko | Circuit Module Having Force Resistant Construction |
US20080142248A1 (en) * | 2006-12-19 | 2008-06-19 | Samsung Electronics Co., Ltd. | Printed circuit board having coplanar lc balance |
US7656678B2 (en) | 2001-10-26 | 2010-02-02 | Entorian Technologies, Lp | Stacked module systems |
US7719098B2 (en) | 2001-10-26 | 2010-05-18 | Entorian Technologies Lp | Stacked modules and method |
US8254155B1 (en) | 2011-10-03 | 2012-08-28 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
US8345441B1 (en) | 2011-10-03 | 2013-01-01 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US20130015586A1 (en) * | 2011-07-12 | 2013-01-17 | Tessera, Inc. | De-skewed multi-die packages |
US8405207B1 (en) | 2011-10-03 | 2013-03-26 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8436477B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8513813B2 (en) | 2011-10-03 | 2013-08-20 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
US8525327B2 (en) | 2011-10-03 | 2013-09-03 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8670261B2 (en) | 2011-10-03 | 2014-03-11 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US8917532B2 (en) | 2011-10-03 | 2014-12-23 | Invensas Corporation | Stub minimization with terminal grids offset from center of package |
US8981547B2 (en) | 2011-10-03 | 2015-03-17 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US20170278806A1 (en) * | 2016-03-22 | 2017-09-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Coaxial through via with novel high isolation cross coupling method for 3d integrated circuits |
US20200045809A1 (en) * | 2017-08-23 | 2020-02-06 | Pegatron Corporation | Circuit board |
CN111261605A (en) * | 2018-12-03 | 2020-06-09 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458A (en) * | 2018-12-04 | 2020-06-12 | 爱思开海力士有限公司 | Semiconductor package |
US10978411B2 (en) | 2016-11-18 | 2021-04-13 | Infineon Technologies Ag | RF power package having planar tuning lines |
US11229115B2 (en) * | 2017-12-13 | 2022-01-18 | Hitachi, Ltd. | Wiring board and electronic device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10339762B4 (en) * | 2003-08-27 | 2007-08-02 | Infineon Technologies Ag | Chip stack of semiconductor chips and method of making the same |
US8289727B2 (en) * | 2010-06-11 | 2012-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package substrate |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4626889A (en) | 1983-12-23 | 1986-12-02 | Hitachi, Ltd. | Stacked differentially driven transmission line on integrated circuit |
US4833521A (en) | 1983-12-13 | 1989-05-23 | Fairchild Camera & Instrument Corp. | Means for reducing signal propagation losses in very large scale integrated circuits |
US5623628A (en) * | 1994-03-02 | 1997-04-22 | Intel Corporation | Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue |
US5945886A (en) | 1996-09-20 | 1999-08-31 | Sldram, Inc. | High-speed bus structure for printed circuit boards |
US5950304A (en) | 1990-09-24 | 1999-09-14 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US5983089A (en) | 1994-09-26 | 1999-11-09 | Endgate Corporation | Slotline-mounted flip chip |
US6018196A (en) | 1996-11-08 | 2000-01-25 | W. L. Gore & Associates, Inc. | Semiconductor flip chip package |
US6020637A (en) | 1997-05-07 | 2000-02-01 | Signetics Kp Co., Ltd. | Ball grid array semiconductor package |
US6020220A (en) | 1996-07-09 | 2000-02-01 | Tessera, Inc. | Compliant semiconductor chip assemblies and methods of making same |
US6048753A (en) | 1996-04-02 | 2000-04-11 | Micron Technology, Inc. | Standardized bonding location process and apparatus |
US6114751A (en) * | 1998-01-08 | 2000-09-05 | Hitachi Cable, Ltd. | Semiconductor device and electronic device |
US6121815A (en) * | 1997-04-25 | 2000-09-19 | Matsushita Electric Industrial Co., Ltd. | Semiconductor integrated circuit, system, and method for reducing a skew between a clock signal and a data signal |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4183041A (en) | 1978-06-26 | 1980-01-08 | Rca Corporation | Self biasing of a field effect transistor mounted in a flip-chip carrier |
US4551746A (en) | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
US5089881A (en) | 1988-11-03 | 1992-02-18 | Micro Substrates, Inc. | Fine-pitch chip carrier |
US5245214A (en) * | 1991-06-06 | 1993-09-14 | Northern Telecom Limited | Method of designing a leadframe and a leadframe created thereby |
US5221858A (en) | 1992-02-14 | 1993-06-22 | Motorola, Inc. | Tape automated bonding (TAB) semiconductor device with ground plane and method for making the same |
US5422513A (en) | 1992-10-16 | 1995-06-06 | Martin Marietta Corporation | Integrated circuit chip placement in a high density interconnect structure |
GB2274351A (en) * | 1993-01-19 | 1994-07-20 | Digital Equipment Int | I.C.Chip carriers |
US5399902A (en) | 1993-03-04 | 1995-03-21 | International Business Machines Corporation | Semiconductor chip packaging structure including a ground plane |
US5485037A (en) | 1993-04-12 | 1996-01-16 | Amkor Electronics, Inc. | Semiconductor device having a thermal dissipator and electromagnetic shielding |
GB2288286A (en) | 1994-03-30 | 1995-10-11 | Plessey Semiconductors Ltd | Ball grid array arrangement |
US5629241A (en) | 1995-07-07 | 1997-05-13 | Hughes Aircraft Company | Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same |
US5696466A (en) | 1995-12-08 | 1997-12-09 | The Whitaker Corporation | Heterolithic microwave integrated impedance matching circuitry and method of manufacture |
JP2904123B2 (en) | 1996-05-10 | 1999-06-14 | 日本電気株式会社 | Method for producing multilayer film carrier |
US5952726A (en) | 1996-11-12 | 1999-09-14 | Lsi Logic Corporation | Flip chip bump distribution on die |
US6054758A (en) | 1996-12-18 | 2000-04-25 | Texas Instruments Incorporated | Differential pair geometry for integrated circuit chip packages |
US5877552A (en) | 1997-06-23 | 1999-03-02 | Industrial Technology Research Institute | Semiconductor package for improving the capability of spreading heat and electrical function |
US6037822A (en) * | 1997-09-30 | 2000-03-14 | Intel Corporation | Method and apparatus for distributing a clock on the silicon backside of an integrated circuit |
US5898217A (en) | 1998-01-05 | 1999-04-27 | Motorola, Inc. | Semiconductor device including a substrate having clustered interconnects |
DE19801312A1 (en) * | 1998-01-15 | 1999-07-22 | Siemens Ag | Semiconductor element with semiconductor chip for multi-chip module |
JP2000100814A (en) | 1998-09-18 | 2000-04-07 | Hitachi Ltd | Semiconductor device |
US6377464B1 (en) | 1999-01-29 | 2002-04-23 | Conexant Systems, Inc. | Multiple chip module with integrated RF capabilities |
US6346743B1 (en) | 2000-06-30 | 2002-02-12 | Intel Corp. | Embedded capacitor assembly in a package |
US6462423B1 (en) | 2000-08-31 | 2002-10-08 | Micron Technology, Inc. | Flip-chip with matched lines and ground plane |
-
2000
- 2000-08-31 US US09/653,139 patent/US6462423B1/en not_active Expired - Lifetime
-
2002
- 2002-07-08 US US10/191,654 patent/US6713879B2/en not_active Expired - Lifetime
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833521A (en) | 1983-12-13 | 1989-05-23 | Fairchild Camera & Instrument Corp. | Means for reducing signal propagation losses in very large scale integrated circuits |
US4626889A (en) | 1983-12-23 | 1986-12-02 | Hitachi, Ltd. | Stacked differentially driven transmission line on integrated circuit |
US5950304A (en) | 1990-09-24 | 1999-09-14 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US5623628A (en) * | 1994-03-02 | 1997-04-22 | Intel Corporation | Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue |
US5983089A (en) | 1994-09-26 | 1999-11-09 | Endgate Corporation | Slotline-mounted flip chip |
US6048753A (en) | 1996-04-02 | 2000-04-11 | Micron Technology, Inc. | Standardized bonding location process and apparatus |
US6020220A (en) | 1996-07-09 | 2000-02-01 | Tessera, Inc. | Compliant semiconductor chip assemblies and methods of making same |
US5945886A (en) | 1996-09-20 | 1999-08-31 | Sldram, Inc. | High-speed bus structure for printed circuit boards |
US6018196A (en) | 1996-11-08 | 2000-01-25 | W. L. Gore & Associates, Inc. | Semiconductor flip chip package |
US6121815A (en) * | 1997-04-25 | 2000-09-19 | Matsushita Electric Industrial Co., Ltd. | Semiconductor integrated circuit, system, and method for reducing a skew between a clock signal and a data signal |
US6020637A (en) | 1997-05-07 | 2000-02-01 | Signetics Kp Co., Ltd. | Ball grid array semiconductor package |
US6114751A (en) * | 1998-01-08 | 2000-09-05 | Hitachi Cable, Ltd. | Semiconductor device and electronic device |
Cited By (111)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6606270B2 (en) * | 1998-02-27 | 2003-08-12 | Micron Technology, Inc. | Device and method for supplying current to a semiconductor memory to support a boosted voltage within the memory during testing |
US6703714B2 (en) * | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | Methods for fabricating flip-chip devices and preventing coupling between signal interconnections |
US6713879B2 (en) | 2000-08-31 | 2004-03-30 | Micron Technology, Inc. | Semiconductor substract with substantially matched lines |
US6627999B2 (en) * | 2000-08-31 | 2003-09-30 | Micron Technology, Inc. | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US6781220B2 (en) * | 2001-05-30 | 2004-08-24 | Infineon Technologies Ag | Printed circuit board for semiconductor memory device |
US20030030995A1 (en) * | 2001-05-30 | 2003-02-13 | Andreas Taube | Printed circuit board for semiconductor memory device |
US20030147479A1 (en) * | 2001-09-17 | 2003-08-07 | Manish Shah | System and method for shared decoding |
US7161994B2 (en) | 2001-09-17 | 2007-01-09 | Digeo, Inc. | System and method for shared decoding |
US20030133519A1 (en) * | 2001-09-17 | 2003-07-17 | Manish Shah | Forward tracing decoder apparatus and method |
US20030118130A1 (en) * | 2001-09-17 | 2003-06-26 | Mark Greenberg | System and method for shared decoding using a data replay scheme |
US7167531B2 (en) | 2001-09-17 | 2007-01-23 | Digeo, Inc. | System and method for shared decoding using a data replay scheme |
US7719098B2 (en) | 2001-10-26 | 2010-05-18 | Entorian Technologies Lp | Stacked modules and method |
US7656678B2 (en) | 2001-10-26 | 2010-02-02 | Entorian Technologies, Lp | Stacked module systems |
US6808643B2 (en) * | 2002-10-17 | 2004-10-26 | Via Technologies, Inc. | Hybrid interconnect substrate and method of manufacture thereof |
US20040074865A1 (en) * | 2002-10-17 | 2004-04-22 | Kwun-Yao Ho | Hybrid interconnect substrate and method of manufacture thereof |
US7274048B2 (en) | 2002-12-03 | 2007-09-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate based ESD network protection for a flip chip |
US20040106228A1 (en) * | 2002-12-03 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Substrate based ESD network protection method for flip chip design |
US20050093071A1 (en) * | 2002-12-03 | 2005-05-05 | Chau-Neng Wu | Substrate based ESD network protection for a flip chip |
US6849479B2 (en) * | 2002-12-03 | 2005-02-01 | Taiwan Semiconductor Manufacturing Company | Substrate based ESD network protection method for flip chip design |
US6777804B1 (en) * | 2003-04-09 | 2004-08-17 | Via Technologies, Inc. | Flip-chip package substrate |
US20050253253A1 (en) * | 2004-05-12 | 2005-11-17 | Siliconware Precision Industries Co., Ltd. | High electrical performance semiconductor package |
US7361846B2 (en) * | 2004-05-12 | 2008-04-22 | Siliconware Precision Industries Co., Ltd. | High electrical performance semiconductor package |
US20050269684A1 (en) * | 2004-06-08 | 2005-12-08 | Seung-Duk Baek | Semiconductor package including redistribution pattern and method of manufacturing the same |
CN100397634C (en) * | 2004-06-08 | 2008-06-25 | 三星电子株式会社 | Semiconductor package including redistribution pattern and method of manufacturing the same |
DE102005026229B4 (en) * | 2004-06-08 | 2006-12-07 | Samsung Electronics Co., Ltd., Suwon | Semiconductor package containing a redistribution pattern and method of making the same |
US7274097B2 (en) | 2004-06-08 | 2007-09-25 | Samsung Electronics Co., Ltd. | Semiconductor package including redistribution pattern and method of manufacturing the same |
US7087466B1 (en) | 2004-06-11 | 2006-08-08 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a solder-attached ground plane |
US7215019B1 (en) | 2004-06-11 | 2007-05-08 | Bridge Semiconductor Corporation | Semiconductor chip assembly with pillar press-fit into ground plane |
US7245023B1 (en) | 2004-06-11 | 2007-07-17 | Bridge Semiconductor Corporation | Semiconductor chip assembly with solder-attached ground plane |
US7157791B1 (en) | 2004-06-11 | 2007-01-02 | Bridge Semiconductor Corporation | Semiconductor chip assembly with press-fit ground plane |
US7148082B1 (en) | 2004-06-11 | 2006-12-12 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a press-fit ground plane |
US7189594B2 (en) * | 2004-09-10 | 2007-03-13 | Agency For Science, Technology And Research | Wafer level packages and methods of fabrication |
US20060057832A1 (en) * | 2004-09-10 | 2006-03-16 | Agency For Science, Technology And Research | Wafer level packages and methods of fabrication |
US7173498B2 (en) | 2004-09-28 | 2007-02-06 | Texas Instruments Incorporated | Reducing the coupling between LC-oscillator-based phase-locked loops in flip-chip ASICs |
US20060071714A1 (en) * | 2004-09-28 | 2006-04-06 | Texas Instruments Incorporated | Reducing the coupling between LC-oscillator-based phase-locked loops in flip-chip ASICs |
US20060263938A1 (en) * | 2005-05-18 | 2006-11-23 | Julian Partridge | Stacked module systems and method |
US20070241349A1 (en) * | 2006-04-14 | 2007-10-18 | Toshiki Kishioka | Semiconductor device with a driver circuit for light emitting diodes |
US8013348B2 (en) * | 2006-04-14 | 2011-09-06 | Ricoh Company, Ltd. | Semiconductor device with a driver circuit for light emitting diodes |
US20080122054A1 (en) * | 2006-11-02 | 2008-05-29 | Leland Szewerenko | Circuit Module Having Force Resistant Construction |
US7804985B2 (en) | 2006-11-02 | 2010-09-28 | Entorian Technologies Lp | Circuit module having force resistant construction |
US20080142248A1 (en) * | 2006-12-19 | 2008-06-19 | Samsung Electronics Co., Ltd. | Printed circuit board having coplanar lc balance |
US8044302B2 (en) * | 2006-12-19 | 2011-10-25 | Samsung Electronics Co., Ltd. | Printed circuit board having coplanar LC balance |
US9287216B2 (en) | 2011-07-12 | 2016-03-15 | Invensas Corporation | Memory module in a package |
US9508629B2 (en) | 2011-07-12 | 2016-11-29 | Invensas Corporation | Memory module in a package |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US20130015586A1 (en) * | 2011-07-12 | 2013-01-17 | Tessera, Inc. | De-skewed multi-die packages |
US8759982B2 (en) | 2011-07-12 | 2014-06-24 | Tessera, Inc. | Deskewed multi-die packages |
KR20140057544A (en) * | 2011-07-12 | 2014-05-13 | 테세라, 인코포레이티드 | De-skewed multi-die packages |
US8502390B2 (en) * | 2011-07-12 | 2013-08-06 | Tessera, Inc. | De-skewed multi-die packages |
US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
US8610260B2 (en) | 2011-10-03 | 2013-12-17 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US10692842B2 (en) | 2011-10-03 | 2020-06-23 | Invensas Corporation | Microelectronic package including microelectronic elements having stub minimization for wirebond assemblies without windows |
US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8525327B2 (en) | 2011-10-03 | 2013-09-03 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8436457B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8629545B2 (en) | 2011-10-03 | 2014-01-14 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8653646B2 (en) | 2011-10-03 | 2014-02-18 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8659141B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8659143B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8659140B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8659139B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8659142B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8670261B2 (en) | 2011-10-03 | 2014-03-11 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals |
US8436477B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8405207B1 (en) | 2011-10-03 | 2013-03-26 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8513813B2 (en) | 2011-10-03 | 2013-08-20 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8345441B1 (en) | 2011-10-03 | 2013-01-01 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US9496243B2 (en) | 2011-10-03 | 2016-11-15 | Invensas Corporation | Microelectronic assembly with opposing microelectronic packages each having terminals with signal assignments that mirror each other with respect to a central axis |
US10643977B2 (en) | 2011-10-03 | 2020-05-05 | Invensas Corporation | Microelectronic package having stub minimization using symmetrically-positioned duplicate sets of terminals for wirebond assemblies without windows |
US8917532B2 (en) | 2011-10-03 | 2014-12-23 | Invensas Corporation | Stub minimization with terminal grids offset from center of package |
US8981547B2 (en) | 2011-10-03 | 2015-03-17 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US10090280B2 (en) | 2011-10-03 | 2018-10-02 | Invensas Corporation | Microelectronic package including microelectronic elements having stub minimization for wirebond assemblies without windows |
US10032752B2 (en) | 2011-10-03 | 2018-07-24 | Invensas Corporation | Microelectronic package having stub minimization using symmetrically-positioned duplicate sets of terminals for wirebond assemblies without windows |
US9214455B2 (en) | 2011-10-03 | 2015-12-15 | Invensas Corporation | Stub minimization with terminal grids offset from center of package |
US9224431B2 (en) | 2011-10-03 | 2015-12-29 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals |
US9679876B2 (en) | 2011-10-03 | 2017-06-13 | Invensas Corporation | Microelectronic package having at least two microelectronic elements that are horizontally spaced apart from each other |
US9281271B2 (en) | 2011-10-03 | 2016-03-08 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate |
US8278764B1 (en) | 2011-10-03 | 2012-10-02 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
US9287195B2 (en) | 2011-10-03 | 2016-03-15 | Invensas Corporation | Stub minimization using duplicate sets of terminals having modulo-x symmetry for wirebond assemblies without windows |
US9679838B2 (en) | 2011-10-03 | 2017-06-13 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US9530458B2 (en) | 2011-10-03 | 2016-12-27 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals |
US9373565B2 (en) | 2011-10-03 | 2016-06-21 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US9377824B2 (en) | 2011-10-03 | 2016-06-28 | Invensas Corporation | Microelectronic assembly including memory packages connected to circuit panel, the memory packages having stub minimization for wirebond assemblies without windows |
US9423824B2 (en) | 2011-10-03 | 2016-08-23 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US9515053B2 (en) | 2011-10-03 | 2016-12-06 | Invensas Corporation | Microelectronic packaging without wirebonds to package substrate having terminals with signal assignments that mirror each other with respect to a central axis |
US8254155B1 (en) | 2011-10-03 | 2012-08-28 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9460758B2 (en) | 2013-06-11 | 2016-10-04 | Invensas Corporation | Single package dual channel memory with co-support |
US9293444B2 (en) | 2013-10-25 | 2016-03-22 | Invensas Corporation | Co-support for XFD packaging |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US10026467B2 (en) | 2015-11-09 | 2018-07-17 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US10930603B2 (en) * | 2016-03-22 | 2021-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits |
US20170278806A1 (en) * | 2016-03-22 | 2017-09-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Coaxial through via with novel high isolation cross coupling method for 3d integrated circuits |
US11637078B2 (en) | 2016-03-22 | 2023-04-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits |
US9928883B2 (en) | 2016-05-06 | 2018-03-27 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US10978411B2 (en) | 2016-11-18 | 2021-04-13 | Infineon Technologies Ag | RF power package having planar tuning lines |
US20200045809A1 (en) * | 2017-08-23 | 2020-02-06 | Pegatron Corporation | Circuit board |
US10912189B2 (en) * | 2017-08-23 | 2021-02-02 | Pegatron Corporation | Circuit board |
US11229115B2 (en) * | 2017-12-13 | 2022-01-18 | Hitachi, Ltd. | Wiring board and electronic device |
CN111261605A (en) * | 2018-12-03 | 2020-06-09 | 爱思开海力士有限公司 | Semiconductor package |
CN111261605B (en) * | 2018-12-03 | 2023-04-07 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458A (en) * | 2018-12-04 | 2020-06-12 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458B (en) * | 2018-12-04 | 2023-04-18 | 爱思开海力士有限公司 | Semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
US20020175422A1 (en) | 2002-11-28 |
US6713879B2 (en) | 2004-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6462423B1 (en) | Flip-chip with matched lines and ground plane | |
US6703714B2 (en) | Methods for fabricating flip-chip devices and preventing coupling between signal interconnections | |
US6734539B2 (en) | Stacked module package | |
US6800930B2 (en) | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies | |
JP4897451B2 (en) | Semiconductor device | |
US5903050A (en) | Semiconductor package having capacitive extension spokes and method for making the same | |
JP4592122B2 (en) | Flip chip package with reduced number of package layers | |
KR100352236B1 (en) | Wafer level package including ground metal layer | |
US6075712A (en) | Flip-chip having electrical contact pads on the backside of the chip | |
US8012803B2 (en) | Vertically stacked pre-packaged integrated circuit chips | |
US6462427B2 (en) | Semiconductor chip, set of semiconductor chips and multichip module | |
US7129571B2 (en) | Semiconductor chip package having decoupling capacitor and manufacturing method thereof | |
US6215184B1 (en) | Optimized circuit design layout for high performance ball grid array packages | |
JPH0846076A (en) | Packing structure of semiconductor package | |
US20090091019A1 (en) | Memory Packages Having Stair Step Interconnection Layers | |
US20070007663A1 (en) | Semiconductor package having dual interconnection form and manufacturing method thereof | |
US6855573B2 (en) | Integrated circuit package and manufacturing method therefor with unique interconnector | |
US8274146B2 (en) | High frequency interconnect pad structure | |
US6650016B1 (en) | Selective C4 connection in IC packaging | |
US6400575B1 (en) | Integrated circuits packaging system and method | |
US20050104184A1 (en) | Semiconductor chip package and method | |
US6586825B1 (en) | Dual chip in package with a wire bonded die mounted to a substrate | |
US20090032939A1 (en) | Method of forming a stud bump over passivation, and related device | |
US6930400B1 (en) | Grid array microelectronic packages with increased periphery | |
US8669593B2 (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AKRAM, SALMAN;JACOBSON, JOHN O.;REEL/FRAME:011439/0038 Effective date: 20001218 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |