US6507103B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US6507103B2
US6507103B2 US10/127,711 US12771102A US6507103B2 US 6507103 B2 US6507103 B2 US 6507103B2 US 12771102 A US12771102 A US 12771102A US 6507103 B2 US6507103 B2 US 6507103B2
Authority
US
United States
Prior art keywords
polysilicon layer
layer
cap
semiconductor device
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/127,711
Other versions
US20020180031A1 (en
Inventor
Yasuo Yamaguchi
Kunihiro Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI KABUSHIKI KAISHA reassignment MITSUBISHI DENKI KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAKAMURA, KUNIHIRO, YAMAGUCHI, YASUO
Publication of US20020180031A1 publication Critical patent/US20020180031A1/en
Application granted granted Critical
Publication of US6507103B2 publication Critical patent/US6507103B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/0064—Packages or encapsulation for protecting against electromagnetic or electrostatic interferences
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349—Creating layers of material on a substrate
    • B81C1/00357—Creating layers of material on a substrate involving bonding one or several substrates on a non-temporary support, e.g. another substrate
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
    • G01P1/00—Details of instruments
    • G01P1/02—Housings
    • G01P1/023—Housings for acceleration measuring devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
    • G01P15/00—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration
    • G01P15/02—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses
    • G01P15/08—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values
    • G01P15/0802—Details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/019—Bonding or gluing multiple substrate layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to a semiconductor device wherein a semiconductor substrate is hermetically sealed with a cap.
  • a capacitive acceleration sensor for example, of the prior art has been made in such a constitution as an acceleration sensor element 1 formed on a semiconductor substrate 3 is hermetically sealed with a cap 5 so that a space is formed over the element 1 , as shown in FIG. 6 .
  • the semiconductor substrate 3 and the cap 5 are generally bonded with each other by bringing polysilicon layer formed around the semiconductor substrate 3 and an Ni layer 4 formed around the cap 5 into contact with each other, and heating to a temperature above the eutectic temperature of Ni and silicon.
  • the polysilicon layer 23 formed on the semiconductor substrate 3 for the purpose of bonding is formed simultaneously with the polysilicon layer which is formed as a conductor for the acceleration sensor element, the polysilicon layer is doped with an impurity of phosphorus.
  • the polysilicon layer 23 and Ni is impeded by the diffusion of phosphorus into Ni caused by the heat generated during bonding.
  • the bonding method of the prior art has been employing such a process as an insulation film 22 a which prevents the diffusion of phosphorus is formed on the phosphorus-doped polysilicon layer 23 that has been formed simultaneously with the polysilicon layer of the acceleration sensor element, then a polysilicon layer 21 which is not doped with phosphorus is formed on the insulation film 22 a , then the polysilicon layer 21 is bonded with the Ni layer 4 .
  • the cap 5 is isolated from ground (not grounded) since the phosphorus-doped polysilicon layer 23 and the polysilicon layer 21 which is not doped with phosphorus are electrically insulated from each other by the insulation film 22 a .
  • the acceleration sensor is prone to external noise such as electrostatic or electromagnetic interference.
  • the semiconductor device of the present invention comprises a semiconductor substrate whereon an element is formed on one of the principal planes thereof and a cap which hermetically seals the element so that a space is formed over the element, while the element is sealed by bonding a laminated bonding layer, which is formed around the element provided on one of the principal planes of the semiconductor substrate, and an Ni layer formed on the cap, wherein the laminated bonding layer is constituted from a first polysilicon layer which is doped with an impurity, an insulation layer and a second polysilicon layer which is not doped with an impurity being formed one on another, while the first polysilicon layer and the second polysilicon layer contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer into the second polysilicon layer.
  • the semiconductor device of the present invention having such a constitution as described above, since a current path is formed in the semi-insulating second polysilicon layer which is not doped with the impurity, by the impurity which has diffused from the first polysilicon layer, electrical continuity can be established between the first polysilicon layer which has electrical conductivity formed on the semiconductor substrate and the Ni layer of the cap.
  • the first polysilicon layer and the second polysilicon layer contact with each other at two or more separate points.
  • the laminated bonding layer is provided so as to surround the element and the first polysilicon layer and the second polysilicon layer contact with each other through a ring-shaped contact area provided on the inner or outer circumference of the laminated bonding layer.
  • this polysilicon layer and the first polysilicon layer can be formed in the same process.
  • the cap can be formed from silicon.
  • FIG. 1 is a plan view of the semiconductor substrate in the semiconductor device according to the first embodiment of the invention.
  • FIG. 2 is a sectional view taken along lines A—A′ in FIG. 1 and an enlarged view showing a part of the sectional view.
  • FIG. 3 is a sectional view of the semiconductor substrate according to the first embodiment.
  • FIG. 4 is a sectional view showing a part of FIG. 3 in an enlarged view.
  • FIG. 5 is a plan view of the semiconductor substrate in the semiconductor device according to the second embodiment of the invention.
  • FIG. 6 is a sectional view of the semiconductor device of the prior art.
  • FIG. 7 is a sectional view showing a part of FIG. 6 in an enlarged view.
  • the semiconductor device is a semiconductor acceleration sensor comprising a semiconductor substrate 3 whereon an acceleration sensor element 1 is formed on one of the principal planes thereof and a cap which seals the element so that a sealed space is formed over the acceleration sensor element 1 , the semiconductor substrate 3 and the cap being bonded with each other, having such a constitution as described in detail below.
  • the acceleration sensor element 1 is formed at the center of one of the principal planes of the semiconductor substrate 3 which is made of silicon, and a bonding frame 2 is formed so as to surround the acceleration sensor element 1 (FIG. 1 ).
  • the bonding frame 2 is, similarly to the prior art, a laminated bonding layer having such a constitution as a first polysilicon layer 23 which is doped with an impurity, for example phosphorus, an insulation layer 22 made of, for example, SiO 2 or SiN 4 , and a second polysilicon layer 21 which is not doped with an impurity are formed one on another, while the insulation layer 22 prevents the impurity that is doped in the first polysilicon layer 23 from diffusing into the second polysilicon layer 22 .
  • an impurity for example phosphorus
  • an insulation layer 22 made of, for example, SiO 2 or SiN 4
  • a second polysilicon layer 21 which is not doped with an impurity
  • the first polysilicon layer 23 and the second polysilicon layer 21 contact with each other through a part thereof in the laminated bonding layer 2 , so that heat treatment process causes the impurity doped in the first polysilicon layer 23 to diffuse into the second polysilicon layer 21 via the contact area 7 , thereby forming a current path having electrical continuity on the second polysilicon layer 21 which is not electrically conductive.
  • the contact areas 7 are provided at four corners of the inner circumference of the laminated bonding layer 2 .
  • the laminated bonding layer 2 has a width in a range from 150 to 200 ⁇ m in order to ensure sufficient bonding strength, and the contact area 7 has a width of 5 ⁇ m or larger in order to ensure electrical continuity of the current path which is required, and not larger than 20 ⁇ m in order to ensure sufficient bonding strength.
  • the first polysilicon layer of the laminated bonding layer 2 is formed simultaneously with the polysilicon layer (the layer doped with an impurity such as phosphorus which renders electrical conductivity) that constitutes the conductor of the acceleration sensor element and, after forming the insulation layer 22 and the second polysilicon layer 21 , heat treatment (for example, at 1000° C. for several minutes) is applied for the purpose of making the impurity concentration in the polysilicon layer which constitutes the conductor of the acceleration sensor uniform, thereby causing the impurity of the first polysilicon layer to diffuse into the second polysilicon layer via the contact area 7 .
  • heat treatment for example, at 1000° C. for several minutes
  • gallium, boron, arsenic or the like may also be used, instead of phosphorus mentioned above, as the impurity of the first polysilicon layer.
  • Thickness of the constituent layer of the laminated bonding layer 2 is set to, for example, 35000 ⁇ for the first polysilicon layer 23 , 1000 ⁇ for the insulation layer 22 and 5500 ⁇ for the second polysilicon layer 21 . Thickness of the first polysilicon layer 23 is determined from the necessity to constitute the conductor of the acceleration sensor.
  • the cap 5 has a recess 5 a formed therein so as to provide a space over the acceleration sensor element when the cap is fitted with the semiconductor substrate 3 as shown in FIG. 3, and a bonding layer 4 is formed around the recess 5 a so as to oppose the laminated bonding layer 2 of the semiconductor substrate 3 .
  • the cap 5 is made of a metal, for example, and the bonding layer 4 is made by forming a Ti layer on the cap 5 and forming an Ni layer on the Ti layer.
  • Thickness of the constituent layer of the bonding layer 4 is set to several tens of micrometers for the Ti layer and several hundreds of micrometers for the Ni layer, by giving consideration to the bonding strength of the semiconductor substrate 3 and the laminated bonding layer, and to the residual stress generated by forming the Ti layer and the Ni layer.
  • material of the cap 5 is not limited to a metal, and various materials may be used such as a ceramic substrate coated with a metal film to have electrical conductivity on the surface, a silicon substrate coated with a metal film or a silicon substrate doped with an impurity to have electrical conductivity.
  • the recess to provide the sealed space can be formed easily with a high dimensional accuracy by using anisotropic etching.
  • portions of the Ni layer and the second polysilicon layer which are in contact with each other turn into eutectic alloy so that the semiconductor substrate 3 and the cap 5 that are constituted as described above bond with each other.
  • Temperature of this heat treatment for bonding may be set to the eutectic temperature of Ni and silicon in a range from 350 to 500° C., but is preferably at around 400° C.
  • the heat treatment is carried out for a duration ranging from several minutes to several hours depending the processing temperature, in vacuum or inert gas atmosphere.
  • the pressure in the sealed space is prevented from changing with time so that the pressure in the sealed space can be maintained constant, by setting the ambient pressure in the sealed pressure to the desired pressure.
  • the contact area 7 is formed in the semiconductor device of the first embodiment constituted as described above, the current path 8 is formed in the semi-insulating second polysilicon layer, so that the first polysilicon layer 23 which has electrical conductivity and the bonding layer 4 made of Ti/Ni are electrically connected with each other.
  • the first polysilicon layer 23 and the second polysilicon layer 21 contact with each other in a limited area and the insulation layer 22 is formed in other part except for the limited area between the first polysilicon layer 23 and the second polysilicon layer 21 , and therefore phosphorus is prevented from diffusing from the first polysilicon layer 23 into the second polysilicon layer 21 .
  • bonding strength of the semiconductor substrate 3 and the cap 5 can be prevented from decreasing in the semiconductor device of the first embodiment.
  • electrical continuity can be established between the first polysilicon layer 23 formed on the semiconductor substrate 3 and the cap 5 , and the semiconductor substrate 3 and the cap 5 can be bonded with each other.
  • such an acceleration sensor can be provided that is capable of suppressing the effect of external noise such as electrostatic or electromagnetic interference without grounding the cap 5 separately from the semiconductor substrate 3 .
  • the semiconductor device of the second embodiment is an acceleration sensor having a constitution similar to the semiconductor device of the first embodiment, except for a contact area 70 formed in a ring shape on the inner circumference of the laminated bonding layer 2 instead of the four contact areas 7 .
  • the ring-shaped contact area 70 is made with a width in a range from 5 to 10 ⁇ m, smaller than that of the laminated bonding layer 2 (for example, from 150 to 200 ⁇ m) by one order of magnitude or more, sufficient electrical continuity can be ensured between the first polysilicon layer 23 and the cap, thus making it possible to suppress the effect of external noise such as electrostatic or electromagnetic interference without grounding the cap 5 separately from the semiconductor substrate 3 .
  • electrical continuity can be established between the first polysilicon layer 23 formed on the semiconductor substrate 3 and the cap 5 , and the semiconductor substrate 3 and the cap 5 can be bonded with each other, similarly to the semiconductor device of the first embodiment.
  • the semiconductor device of the second embodiment has the contact area 70 formed in the ring shape over the entire inner circumference of the laminated bonding layer 2 , electrical continuity can be established between the first polysilicon layer 23 and the cap 5 more reliably than in the case of the semiconductor device of the first embodiment, so that the effect of external noise such as electrostatic or electromagnetic can be prevented more effectively.
  • the contact areas 7 are formed at four positions (corners) of the laminated bonding layer 2 in the first embodiment, and the contact area 70 is formed in ring shape in the second embodiment.
  • the invention is not limited to these constitutions and the first polysilicon layer and the second polysilicon layer are required only to contact with each other at least in one portion.
  • the first polysilicon layer and the second polysilicon layer contact with each other at two or more portions, and more preferably make contact as in the first embodiment and even more preferably as in the second embodiment.
  • the present invention is not limited to these embodiments and can be applied to various sensors such as pressure sensor, angular speed sensor and yaw rate sensor, and various devices such as semiconductor integrated circuit.
  • the semiconductor device of the present invention has such a constitution as the laminated bonding layer, which is formed on one of the principal planes of the semiconductor substrate that is bonded with the Ni layer of the cap, is constituted from the first polysilicon layer, the insulation layer and the second polysilicon layer being formed one on another, while the first polysilicon layer and the second polysilicon layer contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer to the second polysilicon layer.
  • the semiconductor device of the present invention having the constitution described above, since the second polysilicon layer which is not doped with the impurity has a current path formed therein by the impurity which has diffused from the first polysilicon layer, electrical continuity can be established between the conductive first polysilicon layer formed on the semiconductor substrate and the Ni layer of the cap, the effect of external noise such as electrostatic or electromagnetic interference can be suppressed without providing individual grounding for the cap 5 separately from the grounding of the element provided on the semiconductor substrate.
  • the insulation layer is formed between the first polysilicon layer and the second polysilicon layer in other part thereof except for the area where the first polysilicon layer and the second polysilicon layer contact with each other, the impurity included in the first polysilicon layer is prevented from diffusing into the second polysilicon layer and satisfactory bonding of the cap and the semiconductor substrate can be made.
  • the semiconductor device of the present invention when the first polysilicon layer and the second polysilicon layer are brought into contact with each other at two or more separate points, it is made possible to achieve more reliable electrical continuity between the first polysilicon layer and the cap, and suppress the effect of external noise such as electrostatic or electromagnetic interference more effectively.
  • the semiconductor device of the present invention when the first polysilicon layer and the second polysilicon layer are brought into contact with each other through a ring-shaped contact area provided on the inner or outer circumference of the laminated bonding layer, it is made possible to reduce the resistance of the current path between the first polysilicon layer and the cap, and suppress the effect of external noise such as electrostatic or electromagnetic interference more effectively.
  • the semiconductor device of the present invention has such a constitution as the element includes a polysilicon layer, this polysilicon layer and the first polysilicon layer can be formed in the same process, thus making it possible to simplify the manufacturing process and manufacture the device at a lower cost.
  • the recess to provide the sealed space can be formed easily with a high dimensional accuracy by using anisotropic etching.

Abstract

In order to provide a semiconductor device which has a bonding layer capable of providing electrical continuity between the cap and the semiconductor substrate, the semiconductor device comprises a semiconductor substrate whereon an element is formed on one principal plane thereof and a cap which hermetically seals the element so that a space is formed over the element, while the element is sealed by bonding a laminated bonding layer, which is formed around the element provided on the principal plane, and an Ni layer formed on the cap, wherein the laminated bonding layer is constituted from a first polysilicon layer which is doped with an impurity, an insulation layer and a second polysilicon layer which is not doped with an impurity, while the first polysilicon layer and the second polysilicon layer contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer into the second polysilicon layer.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device wherein a semiconductor substrate is hermetically sealed with a cap.
2. Description of the Related Art
A capacitive acceleration sensor, for example, of the prior art has been made in such a constitution as an acceleration sensor element 1 formed on a semiconductor substrate 3 is hermetically sealed with a cap 5 so that a space is formed over the element 1, as shown in FIG. 6. The semiconductor substrate 3 and the cap 5 are generally bonded with each other by bringing polysilicon layer formed around the semiconductor substrate 3 and an Ni layer 4 formed around the cap 5 into contact with each other, and heating to a temperature above the eutectic temperature of Ni and silicon. With this bonding method, since the polysilicon layer 23 formed on the semiconductor substrate 3 for the purpose of bonding is formed simultaneously with the polysilicon layer which is formed as a conductor for the acceleration sensor element, the polysilicon layer is doped with an impurity of phosphorus. As a result, there has been such a problem that direct bonding of the polysilicon layer 23 and Ni is impeded by the diffusion of phosphorus into Ni caused by the heat generated during bonding.
Therefore, the bonding method of the prior art has been employing such a process as an insulation film 22 awhich prevents the diffusion of phosphorus is formed on the phosphorus-doped polysilicon layer 23 that has been formed simultaneously with the polysilicon layer of the acceleration sensor element, then a polysilicon layer 21 which is not doped with phosphorus is formed on the insulation film 22 a, then the polysilicon layer 21 is bonded with the Ni layer 4.
With the method of the prior art, however, the cap 5 is isolated from ground (not grounded) since the phosphorus-doped polysilicon layer 23 and the polysilicon layer 21 which is not doped with phosphorus are electrically insulated from each other by the insulation film 22 a. Thus there has been such a problem that the acceleration sensor is prone to external noise such as electrostatic or electromagnetic interference.
Accordingly, such measures has been taken in the prior art as a metal film 6 is formed on the cap 5 with the metal film being connected to an external ground conductor by means of wiring so as to ground the cap, as shown in FIG. 6, thus providing protection against the external noise such as electrostatic or electromagnetic interference.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a semiconductor device which has a bonding layer capable of providing electrical continuity between the cap and the semiconductor substrate and provides good bonding.
In order to achieve the object described above, the semiconductor device of the present invention comprises a semiconductor substrate whereon an element is formed on one of the principal planes thereof and a cap which hermetically seals the element so that a space is formed over the element, while the element is sealed by bonding a laminated bonding layer, which is formed around the element provided on one of the principal planes of the semiconductor substrate, and an Ni layer formed on the cap, wherein the laminated bonding layer is constituted from a first polysilicon layer which is doped with an impurity, an insulation layer and a second polysilicon layer which is not doped with an impurity being formed one on another, while the first polysilicon layer and the second polysilicon layer contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer into the second polysilicon layer.
In the semiconductor device of the present invention having such a constitution as described above, since a current path is formed in the semi-insulating second polysilicon layer which is not doped with the impurity, by the impurity which has diffused from the first polysilicon layer, electrical continuity can be established between the first polysilicon layer which has electrical conductivity formed on the semiconductor substrate and the Ni layer of the cap.
In the semiconductor device of the present invention, in order to achieve reliable continuity between the first polysilicon layer and the cap, it is desirable that the first polysilicon layer and the second polysilicon layer contact with each other at two or more separate points.
Also in the semiconductor device of the present invention, in order to reduce the resistance of the current path between the first polysilicon layer and the cap, it is more desirable that the laminated bonding layer is provided so as to surround the element and the first polysilicon layer and the second polysilicon layer contact with each other through a ring-shaped contact area provided on the inner or outer circumference of the laminated bonding layer.
In case the element of the semiconductor device of the present invention is constituted to include a polysilicon layer, this polysilicon layer and the first polysilicon layer can be formed in the same process.
In the semiconductor device of the present invention, the cap can be formed from silicon.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a plan view of the semiconductor substrate in the semiconductor device according to the first embodiment of the invention.
FIG. 2 is a sectional view taken along lines A—A′ in FIG. 1 and an enlarged view showing a part of the sectional view.
FIG. 3 is a sectional view of the semiconductor substrate according to the first embodiment.
FIG. 4 is a sectional view showing a part of FIG. 3 in an enlarged view.
FIG. 5 is a plan view of the semiconductor substrate in the semiconductor device according to the second embodiment of the invention.
FIG. 6 is a sectional view of the semiconductor device of the prior art.
FIG. 7 is a sectional view showing a part of FIG. 6 in an enlarged view.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Now the semiconductor device according to the preferred embodiments of the invention will be described below with reference to the accompanying drawings.
Embodiment 1
The semiconductor device according to the first embodiment of the invention is a semiconductor acceleration sensor comprising a semiconductor substrate 3 whereon an acceleration sensor element 1 is formed on one of the principal planes thereof and a cap which seals the element so that a sealed space is formed over the acceleration sensor element 1, the semiconductor substrate 3 and the cap being bonded with each other, having such a constitution as described in detail below.
According to the first embodiment, the acceleration sensor element 1 is formed at the center of one of the principal planes of the semiconductor substrate 3 which is made of silicon, and a bonding frame 2 is formed so as to surround the acceleration sensor element 1 (FIG. 1).
The bonding frame 2 is, similarly to the prior art, a laminated bonding layer having such a constitution as a first polysilicon layer 23 which is doped with an impurity, for example phosphorus, an insulation layer 22 made of, for example, SiO2 or SiN4, and a second polysilicon layer 21 which is not doped with an impurity are formed one on another, while the insulation layer 22 prevents the impurity that is doped in the first polysilicon layer 23 from diffusing into the second polysilicon layer 22.
According to the invention, in particular, the first polysilicon layer 23 and the second polysilicon layer 21 contact with each other through a part thereof in the laminated bonding layer 2, so that heat treatment process causes the impurity doped in the first polysilicon layer 23 to diffuse into the second polysilicon layer 21 via the contact area 7, thereby forming a current path having electrical continuity on the second polysilicon layer 21 which is not electrically conductive.
In the semiconductor device of the first embodiment, the contact areas 7 are provided at four corners of the inner circumference of the laminated bonding layer 2.
It is desirable that the laminated bonding layer 2 has a width in a range from 150 to 200 μm in order to ensure sufficient bonding strength, and the contact area 7 has a width of 5 μm or larger in order to ensure electrical continuity of the current path which is required, and not larger than 20 μm in order to ensure sufficient bonding strength.
According to the first embodiment, the first polysilicon layer of the laminated bonding layer 2 is formed simultaneously with the polysilicon layer (the layer doped with an impurity such as phosphorus which renders electrical conductivity) that constitutes the conductor of the acceleration sensor element and, after forming the insulation layer 22 and the second polysilicon layer 21, heat treatment (for example, at 1000° C. for several minutes) is applied for the purpose of making the impurity concentration in the polysilicon layer which constitutes the conductor of the acceleration sensor uniform, thereby causing the impurity of the first polysilicon layer to diffuse into the second polysilicon layer via the contact area 7.
According to the invention, gallium, boron, arsenic or the like may also be used, instead of phosphorus mentioned above, as the impurity of the first polysilicon layer.
Thickness of the constituent layer of the laminated bonding layer 2 is set to, for example, 35000 Å for the first polysilicon layer 23, 1000 Å for the insulation layer 22 and 5500 Å for the second polysilicon layer 21. Thickness of the first polysilicon layer 23 is determined from the necessity to constitute the conductor of the acceleration sensor.
In this embodiment, the cap 5 has a recess 5 a formed therein so as to provide a space over the acceleration sensor element when the cap is fitted with the semiconductor substrate 3 as shown in FIG. 3, and a bonding layer 4 is formed around the recess 5 a so as to oppose the laminated bonding layer 2 of the semiconductor substrate 3. The cap 5 is made of a metal, for example, and the bonding layer 4 is made by forming a Ti layer on the cap 5 and forming an Ni layer on the Ti layer.
Thickness of the constituent layer of the bonding layer 4 is set to several tens of micrometers for the Ti layer and several hundreds of micrometers for the Ni layer, by giving consideration to the bonding strength of the semiconductor substrate 3 and the laminated bonding layer, and to the residual stress generated by forming the Ti layer and the Ni layer.
According to the present invention, material of the cap 5 is not limited to a metal, and various materials may be used such as a ceramic substrate coated with a metal film to have electrical conductivity on the surface, a silicon substrate coated with a metal film or a silicon substrate doped with an impurity to have electrical conductivity.
In case the cap 5 of the present invention is made of silicon, the recess to provide the sealed space can be formed easily with a high dimensional accuracy by using anisotropic etching. When the laminated bonding layer 2 and the bonding layer 4 are brought into contact with each other and subjected to heat treatment, portions of the Ni layer and the second polysilicon layer which are in contact with each other turn into eutectic alloy so that the semiconductor substrate 3 and the cap 5 that are constituted as described above bond with each other. Temperature of this heat treatment for bonding may be set to the eutectic temperature of Ni and silicon in a range from 350 to 500° C., but is preferably at around 400° C. The heat treatment is carried out for a duration ranging from several minutes to several hours depending the processing temperature, in vacuum or inert gas atmosphere. When heat treatment is done in inert gas atmosphere, the pressure in the sealed space is prevented from changing with time so that the pressure in the sealed space can be maintained constant, by setting the ambient pressure in the sealed pressure to the desired pressure.
Since the contact area 7 is formed in the semiconductor device of the first embodiment constituted as described above, the current path 8 is formed in the semi-insulating second polysilicon layer, so that the first polysilicon layer 23 which has electrical conductivity and the bonding layer 4 made of Ti/Ni are electrically connected with each other.
In the semiconductor device of the first embodiment, the first polysilicon layer 23 and the second polysilicon layer 21 contact with each other in a limited area and the insulation layer 22 is formed in other part except for the limited area between the first polysilicon layer 23 and the second polysilicon layer 21, and therefore phosphorus is prevented from diffusing from the first polysilicon layer 23 into the second polysilicon layer 21. As a result, bonding strength of the semiconductor substrate 3 and the cap 5 can be prevented from decreasing in the semiconductor device of the first embodiment.
In the semiconductor device of the first embodiment, as described above, electrical continuity can be established between the first polysilicon layer 23 formed on the semiconductor substrate 3 and the cap 5, and the semiconductor substrate 3 and the cap 5 can be bonded with each other.
According to the semiconductor device of the first embodiment, therefore, such an acceleration sensor can be provided that is capable of suppressing the effect of external noise such as electrostatic or electromagnetic interference without grounding the cap 5 separately from the semiconductor substrate 3.
Embodiment 3
Now the semiconductor device of the second embodiment will be described below with reference to FIG. 5.
The semiconductor device of the second embodiment is an acceleration sensor having a constitution similar to the semiconductor device of the first embodiment, except for a contact area 70 formed in a ring shape on the inner circumference of the laminated bonding layer 2 instead of the four contact areas 7.
When the ring-shaped contact area 70 is made with a width in a range from 5 to 10 μm, smaller than that of the laminated bonding layer 2 (for example, from 150 to 200 μm) by one order of magnitude or more, sufficient electrical continuity can be ensured between the first polysilicon layer 23 and the cap, thus making it possible to suppress the effect of external noise such as electrostatic or electromagnetic interference without grounding the cap 5 separately from the semiconductor substrate 3.
In the semiconductor device of the second embodiment which is constituted as described above, electrical continuity can be established between the first polysilicon layer 23 formed on the semiconductor substrate 3 and the cap 5, and the semiconductor substrate 3 and the cap 5 can be bonded with each other, similarly to the semiconductor device of the first embodiment.
Also because the semiconductor device of the second embodiment has the contact area 70 formed in the ring shape over the entire inner circumference of the laminated bonding layer 2, electrical continuity can be established between the first polysilicon layer 23 and the cap 5 more reliably than in the case of the semiconductor device of the first embodiment, so that the effect of external noise such as electrostatic or electromagnetic can be prevented more effectively.
As preferable constitution, the contact areas 7 are formed at four positions (corners) of the laminated bonding layer 2 in the first embodiment, and the contact area 70 is formed in ring shape in the second embodiment. Although the invention is not limited to these constitutions and the first polysilicon layer and the second polysilicon layer are required only to contact with each other at least in one portion.
However, according to the present invention, it is preferable that the first polysilicon layer and the second polysilicon layer contact with each other at two or more portions, and more preferably make contact as in the first embodiment and even more preferably as in the second embodiment.
In case contact is made at two or more portions, it is desirable to arrange the contact points at uniform intervals.
Although the first embodiment and the second embodiment concern the acceleration sensors, the present invention is not limited to these embodiments and can be applied to various sensors such as pressure sensor, angular speed sensor and yaw rate sensor, and various devices such as semiconductor integrated circuit.
As described in detail above, the semiconductor device of the present invention has such a constitution as the laminated bonding layer, which is formed on one of the principal planes of the semiconductor substrate that is bonded with the Ni layer of the cap, is constituted from the first polysilicon layer, the insulation layer and the second polysilicon layer being formed one on another, while the first polysilicon layer and the second polysilicon layer contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer to the second polysilicon layer.
In the semiconductor device of the present invention having the constitution described above, since the second polysilicon layer which is not doped with the impurity has a current path formed therein by the impurity which has diffused from the first polysilicon layer, electrical continuity can be established between the conductive first polysilicon layer formed on the semiconductor substrate and the Ni layer of the cap, the effect of external noise such as electrostatic or electromagnetic interference can be suppressed without providing individual grounding for the cap 5 separately from the grounding of the element provided on the semiconductor substrate.
According to the invention, since the insulation layer is formed between the first polysilicon layer and the second polysilicon layer in other part thereof except for the area where the first polysilicon layer and the second polysilicon layer contact with each other, the impurity included in the first polysilicon layer is prevented from diffusing into the second polysilicon layer and satisfactory bonding of the cap and the semiconductor substrate can be made.
In the semiconductor device of the present invention, when the first polysilicon layer and the second polysilicon layer are brought into contact with each other at two or more separate points, it is made possible to achieve more reliable electrical continuity between the first polysilicon layer and the cap, and suppress the effect of external noise such as electrostatic or electromagnetic interference more effectively.
Also in the semiconductor device of the present invention, when the first polysilicon layer and the second polysilicon layer are brought into contact with each other through a ring-shaped contact area provided on the inner or outer circumference of the laminated bonding layer, it is made possible to reduce the resistance of the current path between the first polysilicon layer and the cap, and suppress the effect of external noise such as electrostatic or electromagnetic interference more effectively.
Also when the semiconductor device of the present invention has such a constitution as the element includes a polysilicon layer, this polysilicon layer and the first polysilicon layer can be formed in the same process, thus making it possible to simplify the manufacturing process and manufacture the device at a lower cost.
In the semiconductor device of the present invention, when the cap is made of silicon, the recess to provide the sealed space can be formed easily with a high dimensional accuracy by using anisotropic etching.

Claims (5)

What is claimed is:
1. A semiconductor device comprising;
a semiconductor substrate having an upper surface and lower surface,
an element formed on said upper surface and
a cap for sealing said element so as to form a space over said element,
wherein said element is sealed by bonding a laminated rig bonding layer formed around said element provided on said upper surface and an Ni layer formed on said cap,
wherein said laminated bonding layer is constituted from a first polysilicon layer doped with an impurity on said upper surface, an insulation layer on said first polysilicon layer and a second polysilicon layer which is not doped with an impurity on said insulation layer, said first polysilicon layer and said second polysilicon layer being contact with each other in a part thereof so that the impurity diffuses through the contact area from the first polysilicon layer into the second polysilicon layer.
2. The semiconductor device according to claim 1;
wherein said first polysilicon layer and said second polysilicon layer contact with each other at two or more separate points.
3. The semiconductor device according to claim 1;
wherein said laminated bonding layer is provided so as to surround the element and said first polysilicon layer and said second polysilicon layer contact with each other through a ring-shaped contact area provided on the inner or outer circumference of the laminated bonding layer.
4. The semiconductor device according to claim 1;
wherein said element includes a polysilicon layer, said polysilicon layer and said first polysilicon layer being formed in the same process.
5. The semiconductor device according to claim 1;
wherein said cap is made of silicon.
US10/127,711 2001-06-01 2002-04-23 Semiconductor device Expired - Lifetime US6507103B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001166821A JP4204206B2 (en) 2001-06-01 2001-06-01 Semiconductor device
JP2001-166821 2001-06-01

Publications (2)

Publication Number Publication Date
US20020180031A1 US20020180031A1 (en) 2002-12-05
US6507103B2 true US6507103B2 (en) 2003-01-14

Family

ID=19009306

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/127,711 Expired - Lifetime US6507103B2 (en) 2001-06-01 2002-04-23 Semiconductor device

Country Status (2)

Country Link
US (1) US6507103B2 (en)
JP (1) JP4204206B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040149808A1 (en) * 2002-12-05 2004-08-05 Stmicroelectronics Sa Method for the adhesion of two elements, in particular of an integrated circuit, for example an encapsulation of a resonator, and corresponding integrated circuit
US20060027921A1 (en) * 2004-08-07 2006-02-09 Tz-Cheng Chiu Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US20110065241A1 (en) * 2008-03-25 2011-03-17 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a bump/base heat spreader and a dual-angle cavity in the bump

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005172543A (en) * 2003-12-10 2005-06-30 Mitsubishi Electric Corp Acceleration sensor and manufacturing method therefor
TWI310366B (en) * 2005-11-25 2009-06-01 Panasonic Elec Works Co Ltd Wafer-level package structure, and sensor device obtained from the same
EP1953817B1 (en) * 2005-11-25 2012-10-31 Panasonic Corporation Sensor device and method for manufacturing same
TW200735290A (en) 2005-11-25 2007-09-16 Matsushita Electric Works Ltd Sensor device and manufacturing method thereof
US8080869B2 (en) * 2005-11-25 2011-12-20 Panasonic Electric Works Co., Ltd. Wafer level package structure and production method therefor
DE102009026628A1 (en) * 2009-06-02 2010-12-09 Robert Bosch Gmbh Micromechanical component and method for producing a micromechanical component
ITTO20110995A1 (en) * 2011-10-31 2013-05-01 St Microelectronics Srl MICRO-ELECTRO-MECHANICAL DEVICE EQUIPPED WITH CONDUCTIVE REGULATIONS AND RELATIVE MANUFACTURING PROCEDURE
JP6253306B2 (en) * 2013-08-21 2017-12-27 太陽誘電株式会社 Electronic devices
JP6387850B2 (en) * 2015-02-10 2018-09-12 株式会社デンソー Semiconductor device and manufacturing method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4524238A (en) * 1982-12-29 1985-06-18 Olin Corporation Semiconductor packages
US4784974A (en) * 1982-08-05 1988-11-15 Olin Corporation Method of making a hermetically sealed semiconductor casing
US5317478A (en) * 1991-11-12 1994-05-31 Hughes Aircraft Company Hermetic sealing of flexprint electronic packages
US5770890A (en) * 1997-02-25 1998-06-23 Raytheon Company Using a thermal barrier to provide a hermetic seal surface on aluminum nitride substrate electronic packages
US5945735A (en) * 1997-01-31 1999-08-31 International Business Machines Corporation Hermetic sealing of a substrate of high thermal conductivity using an interposer of low thermal conductivity
US6441450B1 (en) * 2000-10-20 2002-08-27 Mitsubishi Denki Kabushiki Kaisha Acceleration sensor and method of manufacturing the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4784974A (en) * 1982-08-05 1988-11-15 Olin Corporation Method of making a hermetically sealed semiconductor casing
US4524238A (en) * 1982-12-29 1985-06-18 Olin Corporation Semiconductor packages
US5317478A (en) * 1991-11-12 1994-05-31 Hughes Aircraft Company Hermetic sealing of flexprint electronic packages
US5945735A (en) * 1997-01-31 1999-08-31 International Business Machines Corporation Hermetic sealing of a substrate of high thermal conductivity using an interposer of low thermal conductivity
US5770890A (en) * 1997-02-25 1998-06-23 Raytheon Company Using a thermal barrier to provide a hermetic seal surface on aluminum nitride substrate electronic packages
US6441450B1 (en) * 2000-10-20 2002-08-27 Mitsubishi Denki Kabushiki Kaisha Acceleration sensor and method of manufacturing the same

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040149808A1 (en) * 2002-12-05 2004-08-05 Stmicroelectronics Sa Method for the adhesion of two elements, in particular of an integrated circuit, for example an encapsulation of a resonator, and corresponding integrated circuit
US20060027921A1 (en) * 2004-08-07 2006-02-09 Tz-Cheng Chiu Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US7126217B2 (en) * 2004-08-07 2006-10-24 Texas Instruments Incorporated Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US7572677B2 (en) 2004-08-07 2009-08-11 Texas Instruments Incorporated Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US20110065241A1 (en) * 2008-03-25 2011-03-17 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a bump/base heat spreader and a dual-angle cavity in the bump

Also Published As

Publication number Publication date
US20020180031A1 (en) 2002-12-05
JP4204206B2 (en) 2009-01-07
JP2002359313A (en) 2002-12-13

Similar Documents

Publication Publication Date Title
US7968958B2 (en) Semiconductor device and manufacturing method of the same
JP4404143B2 (en) Semiconductor device and manufacturing method thereof
US8445304B2 (en) Semi-conductor sensor fabrication
US7498636B2 (en) Semiconductor device and method of manufacturing the same
US8749019B2 (en) Region-divided substrate, semiconductor device having region-divided substrate, and method for manufacturing the same
US6507103B2 (en) Semiconductor device
US6958529B2 (en) Acceleration sensor and method of manufacture thereof
US9425115B2 (en) Glass frit wafer bond protective structure
US6988407B2 (en) Acceleration sensor
JPH049727A (en) Capacity type pressure sensor
JP3418548B2 (en) Circuit board and method of manufacturing the same
KR101247425B1 (en) Semiconductor device and method for manufacturing the semiconductor device
US6941815B2 (en) Sensor with built-in circuits and pressure detector using the same
US4459855A (en) Semiconductor pressure sensor
JP3278926B2 (en) Semiconductor pressure sensor
JP4883077B2 (en) Semiconductor device and manufacturing method thereof
JP2800235B2 (en) Semiconductor pressure sensor
US20140252506A1 (en) Semi-conductor sensor fabrication
JPS63175482A (en) Pressure sensor
JP2002050771A (en) Integrated sensor
JPH06125096A (en) Semiconductor pressure sensor
JP2000193548A (en) Semiconductor pressure sensor and its manufacture
JPS617638A (en) Semiconductor device
JPH0237776A (en) Semiconductor device
JP2001177112A (en) Wiring lead-out structure of semiconductor device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAGUCHI, YASUO;NAKAMURA, KUNIHIRO;REEL/FRAME:013526/0088

Effective date: 20020326

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12