US6516952B1 - Dual mode serializer-deserializer for data networks - Google Patents
Dual mode serializer-deserializer for data networks Download PDFInfo
- Publication number
- US6516952B1 US6516952B1 US09/312,068 US31206899A US6516952B1 US 6516952 B1 US6516952 B1 US 6516952B1 US 31206899 A US31206899 A US 31206899A US 6516952 B1 US6516952 B1 US 6516952B1
- Authority
- US
- United States
- Prior art keywords
- mode
- serializer
- aggregate
- mac
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/18—Multiprotocol handlers, e.g. single devices capable of handling multiple protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
Definitions
- the present claimed invention relates to the field of communication devices in a network. Specifically, the present claimed invention relates to an apparatus and a method for providing a dual mode serializer-deserializer MAC-PHY level/interface for data network communication.
- Computers and peripheral devices communicate to each other on a network through a communication port built into the device and through dedicated communication devices.
- Most communication port and devices utilize a seven-layered model referred to as the Open Systems Interconnection (OSI) standard that relates the digital logic signal from a device to the physical transmission medium used to transport the signal.
- OSI Open Systems Interconnection
- the lower levels of the OSI relate the Media Access Control (MAC) layer and the Physical (PHY) layer.
- the MAC layer dictates the protocol to interpret the data communicated over a network while the PHY layer provides the physical medium used to communicate the data over the network.
- the interface between the MAC and the PHY layer e.g. the MAC-PHY interface, is important because it is essentially the first interface between the logical and the physical layers. Because it is the first layer, it's design and operation has a great effect on the balance of the system.
- the PHY layer can consist of a plurality of physical channels linking two or more devices.
- the MAC-PHY interface will always present a single data stream to the MAC. This can be accomplished in a number of ways.
- the multiple channels can be aggregated at a level below the MAC such that a single MAC receives a single stream of data that is aggregated from the synchronized multiple channels of data.
- FIG. 1 a A conventional MAC-PHY interface for an aggregate mode of communication over a conventional multiple channel network is shown in Prior Art FIG. 1 a.
- four data channels 106 a, 106 b, 106 c and 106 d are respectively coupled to four serializer-deserializer devices 104 a, 104 b, 104 c, and 104 d.
- the serializer-deserializer devices are coupled to a single MAC device 102 via channels 108 a, 108 b, 108 c, and 108 d that are aggregated to present a single logical channel 108 e to the MAC device 102 .
- a single data packet e.g. packet F 110 f
- This configuration is referred to as the aggregate mode of communication.
- FIG. 1 b a conventional MAC-PHY interface for a non-aggregate mode of communication over a conventional multiple channel network is presented in Prior Art FIG. 1 b.
- four data channels 106 a, 106 b, 106 c and 106 d are respectively coupled to four serializer-deserializer devices 104 a, 104 b, 104 c, and 104 d.
- the serializer-deserializer devices are coupled to a respective MAC device 103 a, 103 b, 103 c, and 103 d via channels 108 a, 108 b, 108 c, and 108 d.
- each of the multiple channels 108 a, 108 b, 108 c, and 108 d have their own separate and independent PHY and MAC devices for asynchronously communicating data.
- multiple data packets e.g. Packet A 110 a, Packet B 110 b, Packet C 110 c, and Packet D 110 d
- Packet A 110 a, Packet B 110 b, Packet C 110 c, and Packet D 110 d can be sent serially across a single respective channel, 106 a, 106 b, 106 c, and 106 d. Consequently, this configuration is referred to as a non-aggregated transmission mode because the data is aggregated at a level above the MAC layer, and thus the MAC-PHY layer sees non-aggregate data.
- the aggregated communication mode has the benefits of transparent operation and optimal bandwidth utilization. Furthermore, it provides the lowest amount of latency for communicating data. However, if a failure occurs on one of the channels of a device configured for an aggregate mode of communication, the whole device will fail to communicate.
- the non-aggregate communication mode has higher latency times because each data packet is transmitted in parallel over just one of the multiple channels.
- a failure occurs on one of the channels of a device configured for a non-aggregate mode of communication, then a higher level of logic will compensate for this failure and successfully communicate on the balance of the channels.
- the non-aggregate communication mode has a much higher fault tolerance than the aggregate communication mode.
- both the aggregate and non-aggregate mode of communication have mutually exclusive strengths and weaknesses. Consequently, a need for a device to have the benefit of communicating in the aggregate mode while no communication faults exist and communicating in the non-aggregate mode when a fault arises. More specifically, there is a need for a device to have the option to switch between modes of communication to take advantage of the strengths of both communication modes.
- the present invention provides a unique and novel solution that meets the above needs.
- the present invention provides a method and apparatus for a MAC-PHY interface having dual mode serializer-deserializer that can be switched.
- the present invention recites a method for configuring the communication mode of a device having a Media Access Control-Physical Layer (MAC-PHY) interface for communicating with another device.
- One step receives a control signal at a device having a MAC-PHY Interface.
- the control signal indicates whether the device will communicate data over its data path in an aggregate mode or in a non-aggregate mode.
- the device is configured to communicate in the mode selected by said control signal.
- data is communicated over the data path of the device in a synchronous manner when the device is in an aggregate mode, and data is communicated over the data path of the device in an asynchronous manner when the device is in a non-aggregate mode.
- the present invention has a more universal application over the conventional single-mode operation. Furthermore, the present invention offers the benefits of both modes in a single method. That is, the present invention offers both the preferred, e.g. aggregate, mode of communication along with the preferred fault-tolerance, e.g. non-aggregate, mode of communication.
- the present invention recites a dual-mode serializer/deserializer device capable of being coupled to, and communicating with, a communication network.
- the device is comprised of a reference clock source, a plurality of serializer/deserializer circuits, and a clock selection circuit coupling all three elements together.
- Each of the serializer/deserializer circuits has its own respective clock source.
- the clock-selection circuit selectively couples each of the plurality of serializer/deserializer circuits to a reference clock source.
- the clock-selection circuit also selectively couples each of said serializer/deserializer circuits to its respective clock source.
- FIG. 1 a is a conventional MAC-PHY interface for an aggregate mode of communication over a conventional multiple channel network.
- FIG. 1 b is a conventional MAC-PHY interface for a non-aggregate mode of communication over a conventional multiple channel network.
- FIG. 2 shows a block diagram of a computer system incorporating a dual-mode MAC-PHY interface, in accordance with the present invention.
- FIG. 3 shows a block diagram of a dual-mode MAC-PHY interface, in accordance with the present invention.
- FIG. 4 a is a flow chart of the steps that a device performs to configure the communication mode of a dual-mode MAC-PHY interface, in accordance with one embodiment of the present invention.
- FIG. 4 b is a flow chart of the steps that a communication network performs to configure the communication mode of a dual-mode MAC-PHY interface in a device, in accordance with one embodiment of the present invention.
- FIG. 2 An exemplary computer system 200 incorporating a dual-mode MAC-PHY interface 300 is presented in FIG. 2 . It is appreciated that exemplary computer system 200 is exemplary only and that the present invention can operate within a number of different computer systems including general purpose computer systems, embedded computer systems, and stand alone computer systems specially adapted for network operation.
- System 200 of FIG. 2 includes an address/data bus 202 for communicating information, and a central processor unit 204 coupled to bus 202 for processing information and instructions.
- System 200 also includes data storage features such as a computer usable volatile memory 206 , e.g. random access memory (RAM), coupled to bus 202 for storing information and instructions for central processor unit 204 , computer usable non-volatile memory 208 , e.g. read only memory (ROM), coupled to bus 202 for storing static information and instructions for central processor unit 204 , and a data storage unit 210 (e.g., a magnetic or optical disk and disk and a disk drive) coupled to bus 202 for storing information and instructions.
- RAM random access memory
- ROM read only memory
- An input output signal unit 212 (e.g. a modem or network interface card (NIC)) coupled to bus 202 is also included in system 200 of FIG. 2 to communicate with peripheral devices.
- a dual-mode MAC-PHY interface 300 Within the input output signal unit 212 is a dual-mode MAC-PHY interface 300 .
- System 200 of the present intelligent power management interface also includes an optional alphanumeric input device 214 including alphanumeric and function keys, coupled to bus 202 for communicating information and command selections to central processor unit 204 .
- System 200 also optionally includes a cursor control device 216 coupled to bus 202 for communicating user input information and command selections to central processor unit 204 .
- System 200 of the present embodiment also includes an optional display device 218 coupled to bus 202 for displaying information.
- Display device 218 of FIG. 2 may be a liquid crystal device, cathode ray tube, or other display device suitable for creating graphic images and alphanumeric characters recognizable to a user.
- Optional cursor control device 216 allows the computer user to signal the two dimensional movement of a visible symbol (cursor) on a display screen of display device 218 .
- cursor control device 216 are knowing the art including a trackball, mouse, touch pad, joystick or special keys on alphanumeric input device 214 capable of signaling movement of a given direction or manner of displacement.
- a cursor can be directed and/or activated via input from alphanumeric input device 214 using special keys and key sequence commands.
- the present invention is also well suited to directing a cursor by other means such as, for example, voice commands.
- the present embodiment provides a computer system 200 as the device incorporating a MAC-PHY interface
- the present invention is also well suited to any kind of device that will communicate on a network, such as a router, switch, etc.
- FIG. 3 A block diagram of a dual mode MAC-PHY interface 300 is presented in FIG. 3 as one embodiment of the present invention.
- the MAC-PHY interface 300 in the present embodiment is comprised of independent clock sources 306 a, 306 b, 306 c, and 306 d coupled, via leads 312 a, 312 b, 312 c and 312 d, to a clock selector 302 for selective coupling, via switch 314 , to a respective serializer-deserializers 104 a, 104 b, 104 c, and 104 d.
- a reference clock source 308 is coupled to clock selector 302 , via lead 312 e, for selective coupling, via switch 314 , to all of the serializer-deserializers 104 a, 104 b, 104 c, and 104 d.
- serializer-deserializers 104 a, 104 b, 104 c, and 104 d communication is synchronized to a single clock source.
- Serializer-deserializers 104 a, 104 b, 104 c, and 104 d are subsequently coupled to a respective data communication channel 106 a, 106 b, 106 c, and 106 d for communicating data over a network.
- Serializer-deserializers 104 a, 104 b, 104 c, and 104 d are also coupled to a MAC device 316 via links 108 a, 108 b, 108 c, and 108 d.
- the clock selector is also coupled to MAC 316 via a lead 310 .
- Lead 310 is used to communicate a control signal from MAC 316 to clock selector circuit 302 .
- the MAC can configure the communication mode of MAC-PHY interface 300 .
- an alternative embodiment could utilize multiple MAC devices to accommodate the non-aggregate mode of communication with the MACPHY interface 300 .
- any one of the multiple MAC devices could be coupled clock selector circuit 302 for providing the control signal to clock selector circuit 302 .
- While the present embodiment illustrates a quantity of four channels 106 a, 106 b, 106 c, and 106 d for communication, the present invention is well suited to any quantity of multiple channels.
- clock selector 302 as using a mechanical switch 314 to change clock signals from reference clock source 308 to independent clock sources 306 a, 306 b, 306 c, and 306 d, it is done so primarily for illustration purposes. Consequently, the present invention is well suited to electronic switching.
- a forwarded clock from a MAC 316 could also be used.
- Any clock can be used to drive the respective serializer-deserializers 104 a, 104 b, 104 c, and 104 d, on leads 312 a, 312 b, 312 c and 312 d because synchronization is not required for this coupling that represents the non-aggregate communication mode.
- FIG. 4 a A flow chart 400 a of the steps performed to configure the communication mode of a dual-mode MAC-PHY interface is presented in FIG. 4 a.
- the steps provided in FIG. 4 a provide the benefit of allowing the MAC-PHY interface to be used on a network having an aggregate mode or a non-aggregate mode of communication.
- the steps presented in flowchart 400 will be described with reference to hardware illustrated in FIG. 3 and described hereinabove.
- step 402 data is communicated over the data path of a device in the aggregate mode as the default mode.
- the preferred communication mode is the aggregate mode.
- the aggregate mode provides optimal bandwidth utilization and the lowest latency in data transfer.
- the non-aggregate mode may be used as the default mode.
- switch 314 would be in a position such that serializer-deserializer 104 a, 104 b, 104 c, and 104 d would be coupled to the reference clock source 308 .
- a single data packet, Packet F 110 f would be transmitted simultaneously and in a synchronized fashion over leads 106 a, 106 b, 106 c, and 106 d.
- a control signal is transmitted from a MAC portion of the device to indicate the communication mode for the device.
- the MAC indicates the communication mode because the MAC is the component that receives the control signal from a user or the network that indicates the desired communication mode.
- MAC device 316 would transmit a control signal via lead 310 to clock selector 302 .
- the MAC and the clock selector would operate consistently in the desired mode because their modes are linked together.
- MAC-PHY interface 300 could operate with one MAC device 316 , as indicated in the present embodiment. Alternatively, it could operate with a plurality of MAC devices, one for each channel. In the latter case, the plurality of MAC devices would be linked together so that they would all communicate in the same mode, and any one of the plurality of MAC devices could communicate the control signal to the clock selector.
- a clock selector portion of the device receives the control signal that indicates whether the aggregate mode or the non-aggregate mode of communication is to be used.
- clock selector 302 would receive a control signal via lead 310 .
- the control signal would indicate whether clock-selector would operate in the aggregate mode or the non-aggregate mode of communication.
- a question block asks whether the communication mode indicated by the control signal is different from the default communication mode. This question arises because the default mode can be overridden as desired. If the control signal indicates a mode the same as the default mode, then flowchart 400 a proceeds to step 412 . if the control signal indicates a mode different from the default mode, then flowchart 400 a proceeds to step 410 .
- This step manifests the benefit of the present invention's dual-mode MAC-PHY device having the option to switch between modes of communication. With this benefit, the present invention can take advantage of the benefits of both modes, e.g. bandwidth utilization and high fault-tolerance, and the flexibility to operate in two different communication environments.
- step 410 the clock selector portion of the device and the MAC is configured to communicate via the mode indicated by the control signal.
- switch 314 would be placed in the position appropriate for the type of communication.
- switch 314 would be positioned such that it coupled reference clock source 308 to serializer-deserializers 104 a, 104 b, 104 c and 104 d.
- switch 314 in the non-aggregate mode of communication, switch 314 would be positioned such that it coupled independent clock source A 306 a, source B 306 b, source C 306 c, and source D 306 d to their respective serializer-deserializer 104 a, 104 b, 104 c, and 104 d.
- the present invention contemplates alternative clock sources and coupling that would accomplish the same communication mode requirements. In this manner, the present embodiment has the ability to be configured in two modes, the aggregate mode and the non-aggregate mode.
- step 412 the data is communicated over the data path of the device in the appropriate mode. Because MAC 316 and serializer-deseriailzers 104 a, 104 b, 104 c, and 104 d are linked via clock selector 302 , they communicate harmoniously in either the aggregate or non-aggregate mode. Consequently, the present invention provides a flexible device that can be used on different communication networks.
- a question block asks whether at least one channel is failing to communicate acceptably when the device is in the aggregate mode. This question arises because a failure on one channel for the aggregate mode prevents all the channels from communicating. If at least one channel fails to communicate acceptably, then flowchart 400 a proceeds to step 416 . If all channels are communicating acceptably, then flowchart 400 a ends. It is understood that the flowchart, when applied in one embodiment, repeats itself in a continuous and parallel fashion.
- step 416 the clock selector is switched from the aggregate mode to the non-aggregate mode.
- the present embodiment provides a solution for the failure mode, thereby allowing communication to continue, but in a different mode, the non-aggregate mode.
- This step provides the benefit a MAC-PHY interface with greater fault-tolerance.
- the chosen or the default communication mode is the aggregate mode, having low fault-tolerance, and a failure occurs, the present embodiment provides the option to switch the MAC-PHY interface to the more robust and fault-tolerant non-aggregated mode.
- the non-aggregate mode would allow multiple data packet, Packet A 110 a, Packet B 110 b, Packet C 110 c, and Packet D 110 d, to be transmitted simultaneously and in a non-synchronized fashion over leads 106 a, 106 b, 106 c, and 106 d.
- flowchart 400 a proceeds to step 412 .
- step 416 As an example of step 416 as applied to the hardware illustrated in FIG. 3, assume that channel 106 a has a problem communicating data.
- the problem could be in serializer-deserializer 104 a or in a mating device located on the other end of channel 106 a.
- the fact that a fault exists while MAC-PHY interface 300 is communicating in the aggregate mode means that the entire data path, comprised of all channels 106 a, 106 b, 106 c, and 106 d, will fail to communicate. This is because the MAC layer is trying to send out or receive a single packet of data that is split up over four channels. If one of the channels is not communicating acceptably, then the data transmitted or received is flawed because parts of the data are missing.
- the present embodiment would switch clock selector 302 and MAC, e.g. 316 , to communicate in the non-aggregate mode.
- the MAC transmits data, e.g. a separate packet of data, on each channel independently of the other channels. In this manner, three channels can transmit three packets of data independently while the faulty fourth channel remains idle. Consequently, communication can occur at 75% capacity in the non-aggregate mode rather than 0% capacity in the aggregate mode.
- FIG. 4 b A flow chart 400 b of the steps performed to configure the communication mode of a dual-mode MAC-PHY interface in a communication network is presented in FIG. 4 b.
- the steps provided in FIG. 4 b provide the benefit of allowing the MAC-PHY interface to be used on a network having an aggregate mode or a non-aggregate mode of communication.
- the steps presented in flowchart 400 will be described with reference to hardware illustrated in FIG. 3 and described hereinabove.
- a Network Manager selects a communication mode for a device. While the present embodiment indicates that a Network Manager selects the communication mode, the present invention is well suited to other sources for selecting the communication mode, such as a predetermined protocol, a user, etc.
- a first control signal is transmitted to a first device indicating the desired communication mode. Hence, regardless of what entity selected the mode in step 452 , the first control signal must be communicated to the first device to activate the appropriate mode.
- a MAC portion of the first device receives the first control signal.
- the method of configuring the communication mode reverts to the device level operation, as illustrated in FIG. 4 a.
- the present embodiment utilizes a MAC portion of the first device to receive the first control signal
- the present invention is also well suited to using an alternative layer of the OSI.
- the present invention is able to configure the communication mode of the first device on a network. Consequently, the device has greater value in that it can be interfaced on networks and devices having different communication modes.
- improved fault tolerance can be obtained by having the ability to switch a device from a communication mode having a low fault tolerance to a communication mode having a high fault tolerance.
- the MAC portion of the first device sends a second control signal to a second device, such as a remote device, on the other end of the link indicating the change of mode.
- a second device such as a remote device
- the remote devices can achieve mode-synchronization by executing steps of FIG. 4 a. While the present embodiment uses the first device to send the second control signal to the remote devices, alternative devices and protocols can be used to indicate the selected mode of communication so as to synchronize the mode of communication between the devices.
- the present invention provides a method and apparatus for a MAC-PHY interface that can operate in both an aggregate and a non-aggregate communication mode. Also, the present invention provides a method and apparatus having the benefit of aggregate communication while having the high fault tolerance of non-aggregate communication. More specifically, the present invention provides an apparatus the option to, and a method for, switching between modes of communication so as to take advantage of the benefits of both modes.
Abstract
Description
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/312,068 US6516952B1 (en) | 1999-05-13 | 1999-05-13 | Dual mode serializer-deserializer for data networks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/312,068 US6516952B1 (en) | 1999-05-13 | 1999-05-13 | Dual mode serializer-deserializer for data networks |
Publications (1)
Publication Number | Publication Date |
---|---|
US6516952B1 true US6516952B1 (en) | 2003-02-11 |
Family
ID=23209742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/312,068 Expired - Fee Related US6516952B1 (en) | 1999-05-13 | 1999-05-13 | Dual mode serializer-deserializer for data networks |
Country Status (1)
Country | Link |
---|---|
US (1) | US6516952B1 (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020176416A1 (en) * | 1999-07-05 | 2002-11-28 | Coresma Ltd. | Packet processor |
US20030207255A1 (en) * | 2002-05-03 | 2003-11-06 | David Cohen | Diffraction-based diagnostic devices |
US20040131035A1 (en) * | 2003-01-07 | 2004-07-08 | Wakeley Timothy P. | MAC-PHY interfacing for wireless devices |
US6901439B1 (en) * | 1999-01-22 | 2005-05-31 | Leviton Manufacturing Co., Inc. | Method of adding a device to a network |
US20050152268A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Link failures |
US20050154968A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Detection of errors |
US20050154956A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Detection of errors |
US20050152435A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Encoded data |
US20050160328A1 (en) * | 2004-01-12 | 2005-07-21 | Lesartre Gregg B. | Corrupt data |
US20050198349A1 (en) * | 2004-01-12 | 2005-09-08 | Lesartre Gregg B. | Uncertain data arrival time |
US20050195748A1 (en) * | 2004-03-02 | 2005-09-08 | Mauricio Sanchez | Network device applying kalman filter |
US20050207280A1 (en) * | 2004-03-16 | 2005-09-22 | Fowler Michael L | Bit clock with embedded word clock boundary |
US20050219083A1 (en) * | 2004-03-16 | 2005-10-06 | Boomer James B | Architecture for bidirectional serializers and deserializer |
US20050226222A1 (en) * | 2004-04-07 | 2005-10-13 | Cisco Technology, Inc. | Multi-rate multi-receiver multi-response aggregation |
US20050231399A1 (en) * | 2004-04-15 | 2005-10-20 | Fowler Michael L | Sending and/or receiving serial data with bit timing and parallel data conversion |
US20050251595A1 (en) * | 2004-01-12 | 2005-11-10 | Lesartre Gregg B | Failed link training |
US20060184831A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Passing debug information |
US20060184606A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Passing identification information |
US20060184707A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Error injection |
US20060184864A1 (en) * | 2004-05-25 | 2006-08-17 | Lesartre Gregg B | Error detection |
US20070057827A1 (en) * | 2005-09-14 | 2007-03-15 | Morrill David P | Method and apparatus for generating a serial clock without a PLL |
US7606253B2 (en) | 2004-01-12 | 2009-10-20 | Hewlett-Packard Development Company, L.P. | Successful transactions |
US20100202472A1 (en) * | 2004-04-07 | 2010-08-12 | Lu Qian | Multi-rate multi-receiver multi-response aggregation |
US7885320B1 (en) * | 2003-09-11 | 2011-02-08 | Xilinx, Inc. | MGT/FPGA clock management system |
US20130057766A1 (en) * | 2006-09-01 | 2013-03-07 | Semtech Canada Inc. | Video Serializer/Deserializer Having Selectable Multi-Lane Serial Interface |
US8396063B1 (en) * | 2003-05-30 | 2013-03-12 | Redpine Signals, Inc. | Multi-thread media access controller with per-thread MAC address |
US20130101058A1 (en) * | 2011-10-25 | 2013-04-25 | Cavium, Inc. | Multi-protocol serdes phy apparatus |
US20130117357A1 (en) * | 2011-11-08 | 2013-05-09 | Seungryul Yang | Control device, control target device and method of transmitting content information thereof |
US20130117409A1 (en) * | 2011-11-07 | 2013-05-09 | Seungryul Yang | Control device, control target device and method of transmitting content information thereof |
US20130194935A1 (en) * | 2012-01-31 | 2013-08-01 | Texas Instruments Incorporated | Circuit testing arrangement for serialiser/deserialiser |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5603060A (en) * | 1989-12-13 | 1997-02-11 | Joseph Weinberger | Method of controlling copy machines from a remote location |
US6167077A (en) * | 1997-12-23 | 2000-12-26 | Lsi Logic Corporation | Using multiple high speed serial lines to transmit high data rates while compensating for overall skew |
US6446192B1 (en) * | 1999-06-04 | 2002-09-03 | Embrace Networks, Inc. | Remote monitoring and control of equipment over computer networks using a single web interfacing chip |
-
1999
- 1999-05-13 US US09/312,068 patent/US6516952B1/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5603060A (en) * | 1989-12-13 | 1997-02-11 | Joseph Weinberger | Method of controlling copy machines from a remote location |
US6167077A (en) * | 1997-12-23 | 2000-12-26 | Lsi Logic Corporation | Using multiple high speed serial lines to transmit high data rates while compensating for overall skew |
US6446192B1 (en) * | 1999-06-04 | 2002-09-03 | Embrace Networks, Inc. | Remote monitoring and control of equipment over computer networks using a single web interfacing chip |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6901439B1 (en) * | 1999-01-22 | 2005-05-31 | Leviton Manufacturing Co., Inc. | Method of adding a device to a network |
US20020176416A1 (en) * | 1999-07-05 | 2002-11-28 | Coresma Ltd. | Packet processor |
US6687757B1 (en) * | 1999-07-05 | 2004-02-03 | Flextronics Semiconductor Inc. | Packet processor |
US20030207255A1 (en) * | 2002-05-03 | 2003-11-06 | David Cohen | Diffraction-based diagnostic devices |
US20040131035A1 (en) * | 2003-01-07 | 2004-07-08 | Wakeley Timothy P. | MAC-PHY interfacing for wireless devices |
US7532605B2 (en) * | 2003-01-07 | 2009-05-12 | Hewlett-Packard Development Company, L.P. | MAC-PHY interfacing for wireless devices |
US8396063B1 (en) * | 2003-05-30 | 2013-03-12 | Redpine Signals, Inc. | Multi-thread media access controller with per-thread MAC address |
US7885320B1 (en) * | 2003-09-11 | 2011-02-08 | Xilinx, Inc. | MGT/FPGA clock management system |
US20050154968A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Detection of errors |
US7613958B2 (en) | 2004-01-12 | 2009-11-03 | Hewlett-Packard Development Company, L.P. | Error detection in a system having coupled channels |
US20050198349A1 (en) * | 2004-01-12 | 2005-09-08 | Lesartre Gregg B. | Uncertain data arrival time |
US7363402B2 (en) | 2004-01-12 | 2008-04-22 | Hewlett-Packard Development Company, L.P. | Data communications architecture employing parallel SERDES channels |
US20050152435A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Encoded data |
US20050154956A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Detection of errors |
US7310762B2 (en) | 2004-01-12 | 2007-12-18 | Hewlett-Packard Development Company, L.P. | Detection of errors |
US7436777B2 (en) | 2004-01-12 | 2008-10-14 | Hewlett-Packard Development Company, L.P. | Failed link training |
US20050251595A1 (en) * | 2004-01-12 | 2005-11-10 | Lesartre Gregg B | Failed link training |
US7672222B2 (en) | 2004-01-12 | 2010-03-02 | Hewlett-Packard Development Company, L.P. | Link failures |
US20050160328A1 (en) * | 2004-01-12 | 2005-07-21 | Lesartre Gregg B. | Corrupt data |
US7606253B2 (en) | 2004-01-12 | 2009-10-20 | Hewlett-Packard Development Company, L.P. | Successful transactions |
US20050152268A1 (en) * | 2004-01-12 | 2005-07-14 | Lesartre Gregg B. | Link failures |
US7454514B2 (en) | 2004-01-12 | 2008-11-18 | Hewlett-Packard Development Company, L.P. | Processing data with uncertain arrival time |
US7693975B2 (en) | 2004-03-02 | 2010-04-06 | Hewlett-Packard Development Company, L.P. | Network device applying kalman filter |
US20050195748A1 (en) * | 2004-03-02 | 2005-09-08 | Mauricio Sanchez | Network device applying kalman filter |
US20050207280A1 (en) * | 2004-03-16 | 2005-09-22 | Fowler Michael L | Bit clock with embedded word clock boundary |
US20050219083A1 (en) * | 2004-03-16 | 2005-10-06 | Boomer James B | Architecture for bidirectional serializers and deserializer |
US7688855B2 (en) * | 2004-04-07 | 2010-03-30 | Cisco Technology, Inc. | Multi-rate multi-receiver multi-response aggregation |
US8432934B2 (en) * | 2004-04-07 | 2013-04-30 | Cisco Technology, Inc. | Multi-rate multi-receiver multi-response aggregation |
US20050226222A1 (en) * | 2004-04-07 | 2005-10-13 | Cisco Technology, Inc. | Multi-rate multi-receiver multi-response aggregation |
US20100202472A1 (en) * | 2004-04-07 | 2010-08-12 | Lu Qian | Multi-rate multi-receiver multi-response aggregation |
US20050231399A1 (en) * | 2004-04-15 | 2005-10-20 | Fowler Michael L | Sending and/or receiving serial data with bit timing and parallel data conversion |
US7064690B2 (en) | 2004-04-15 | 2006-06-20 | Fairchild Semiconductor Corporation | Sending and/or receiving serial data with bit timing and parallel data conversion |
US7461321B2 (en) | 2004-05-25 | 2008-12-02 | Hewlett-Packard Development Company, L.P. | Error detection |
US20060184864A1 (en) * | 2004-05-25 | 2006-08-17 | Lesartre Gregg B | Error detection |
US7624213B2 (en) | 2005-02-11 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Passing identification information |
US20060184606A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Passing identification information |
US7721159B2 (en) | 2005-02-11 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | Passing debug information |
US20060184707A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Error injection |
US20060184831A1 (en) * | 2005-02-11 | 2006-08-17 | Lesartre Gregg B | Passing debug information |
US20070057827A1 (en) * | 2005-09-14 | 2007-03-15 | Morrill David P | Method and apparatus for generating a serial clock without a PLL |
US7248122B2 (en) | 2005-09-14 | 2007-07-24 | Fairchild Semiconductor Corporation | Method and apparatus for generating a serial clock without a PLL |
US20130057766A1 (en) * | 2006-09-01 | 2013-03-07 | Semtech Canada Inc. | Video Serializer/Deserializer Having Selectable Multi-Lane Serial Interface |
US8902954B2 (en) * | 2006-09-01 | 2014-12-02 | Semtech Canada Corporation | Video serializer/deserializer having selectable multi-lane serial interface |
US20130101058A1 (en) * | 2011-10-25 | 2013-04-25 | Cavium, Inc. | Multi-protocol serdes phy apparatus |
US9219560B2 (en) * | 2011-10-25 | 2015-12-22 | Cavium, Inc. | Multi-protocol SerDes PHY apparatus |
US20130117409A1 (en) * | 2011-11-07 | 2013-05-09 | Seungryul Yang | Control device, control target device and method of transmitting content information thereof |
US20130117357A1 (en) * | 2011-11-08 | 2013-05-09 | Seungryul Yang | Control device, control target device and method of transmitting content information thereof |
US20130194935A1 (en) * | 2012-01-31 | 2013-08-01 | Texas Instruments Incorporated | Circuit testing arrangement for serialiser/deserialiser |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6516952B1 (en) | Dual mode serializer-deserializer for data networks | |
KR100915250B1 (en) | High data rate interface with improved link control | |
US6115764A (en) | Acyclic cable bus having redundant path access | |
US6061362A (en) | Interface for a highly integrated ethernet network element | |
EP1494400B1 (en) | Physical layer device method and system having a media independent interface for connecting to either media access control entries or other physical layer devices | |
US8363748B2 (en) | Two-way communication circuit, two-way communication system, and communication method of two-way communication circuit | |
US7328399B2 (en) | Synchronous serial data communication bus | |
US6169729B1 (en) | 200 Mbps PHY/MAC apparatus and method | |
TWI317592B (en) | Method and apparatus of operation of a network interface, network interface and computer system | |
KR20060121914A (en) | High data rate interface | |
KR20060096161A (en) | High data rate interface with improved link synchronization | |
JP3992100B2 (en) | Network to increase transmission link layer core speed | |
JPH10233794A (en) | High speed multi-media data network | |
CZ2894A3 (en) | Method of transmitting video data and apparatus for making the same | |
JPH08274720A (en) | Memory interface system | |
CN106326168B (en) | Connecting circuit and computer system with same | |
KR101805628B1 (en) | Method and system for isochronous communication in audio/video networks | |
US20050117511A1 (en) | Interface device and interface device control method | |
CN115437978A (en) | High-speed peripheral component interconnection interface device and operation method thereof | |
CN101304296B (en) | Network apparatus and transmission method thereof | |
KR100311707B1 (en) | Data communication system, data communication method, data communication apparatus, and digital interface | |
US6690670B1 (en) | System and method for transmission between ATM layer devices and PHY layer devices over a serial bus | |
CN115809210A (en) | LVDS high-speed data switch based on FPGA | |
CN111884987B (en) | Electronic device and method for electronic device | |
JPH10336252A (en) | Serial data transfer controller and serial data transfer method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: 3COM-CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, PETER;YU, BEN YUNBEI;REEL/FRAME:010137/0101;SIGNING DATES FROM 19990702 TO 19990706 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD COMPANY, CALIFORNIA Free format text: MERGER;ASSIGNOR:3COM CORPORATION;REEL/FRAME:024630/0820 Effective date: 20100428 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD COMPANY, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE SEE ATTACHED;ASSIGNOR:3COM CORPORATION;REEL/FRAME:025039/0844 Effective date: 20100428 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:027329/0044 Effective date: 20030131 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: CORRECTIVE ASSIGNMENT PREVIUOSLY RECORDED ON REEL 027329 FRAME 0001 AND 0044;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:028911/0846 Effective date: 20111010 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20150211 |