US6565687B2 - Ultrasonic bonding method - Google Patents

Ultrasonic bonding method Download PDF

Info

Publication number
US6565687B2
US6565687B2 US10/191,057 US19105702A US6565687B2 US 6565687 B2 US6565687 B2 US 6565687B2 US 19105702 A US19105702 A US 19105702A US 6565687 B2 US6565687 B2 US 6565687B2
Authority
US
United States
Prior art keywords
resin substrate
substrate
ultrasonic bonding
ultrasonic
chip device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/191,057
Other versions
US20030029543A1 (en
Inventor
Masashi Gotoh
Jitsuo Kanazawa
Hiroki Hara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Corp
Original Assignee
TDK Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TDK Corp filed Critical TDK Corp
Priority to US10/191,057 priority Critical patent/US6565687B2/en
Publication of US20030029543A1 publication Critical patent/US20030029543A1/en
Application granted granted Critical
Publication of US6565687B2 publication Critical patent/US6565687B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05575—Plural external layers
    • H01L2224/0558—Plural external layers being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/75301—Bonding head
    • H01L2224/75302—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/75343—Means for applying energy, e.g. heating means by means of pressure by ultrasonic vibrations
    • H01L2224/75353—Ultrasonic horns
    • H01L2224/75355—Design, e.g. of the wave guide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Definitions

  • the present invention relates to an ultrasonic bonding method and an ultrasonic bonding apparatus for mounting a chip device, such as a surface acoustic wave device (SAW) or a semiconductor chip, on a resin substrate or the like by ultrasonic bonding.
  • a chip device such as a surface acoustic wave device (SAW) or a semiconductor chip
  • the face-down mounting method is exemplified by an ultrasonic bonding method with which bump electrodes of the chip device are joined to pad electrodes formed on a ceramic substrate by applying ultrasonic waves and a load.
  • the foregoing method is an advantageous method because solder or adhesive agent is not required, thermal stress which is exerted on the chip device can be reduced even if the size of the chip device is reduced and satisfactory bonding strength can be increased.
  • a fact is known that raising of the temperature to 150° C. to 225° C. when the ultrasonic bonding operation is performed raises the bonding strength (refer to, for example, Japanese Patent Laid-Open No. 10-107078).
  • the ceramic substrate is unsatisfactory in the processability and cost efficiency. Therefore, resin substrates, such as BT resin substrates or heat-resisting glass epoxy substrates, have been employed in recent years to mount the chip devices. When the resin substrate is employed, face-down of the connecting electrode of the chip device to, for example, a bump pattern provided for the resin substrate as the circuit electrode must be performed. Any detailed investigation about the conditions under which the ultrasonic bonding operation suitable for the resin substrate is performed has not been carried out. Therefore, the conventional ultrasonic bonding conditions employed for the conventional ceramic substrate have been employed. That is, adjustment of the temperature which is raised when the ultrasonic bonding operation is performed has not been performed. Hitherto, adjustment of the output of ultrasonic waves and pressure which must be applied has been performed. Therefore, the ultrasonic bonding operation has been performed at a temperature considered to be suitable without any consideration of the characteristic of the resin.
  • bump electrodes serving as connecting electrodes are provided for the joining surface of the chip device.
  • the bump electrodes are provided by disposing, for example, a multiplicity of balls, the heights of the bump electrodes cannot easily be uniformed. It is difficult to simultaneously join a multiplicity of bump electrode having various heights on the substrate having a rough surface.
  • an anisotropic conductive and adhesive layer has been employed. That is, adhesive layer is applied to the leading ends of the bump electrodes or a solder paste which is fused with heat is used or conductive powder is mixed with the resin to forcibly introduce the bump to establish the connection.
  • an object of the present invention is to provide an ultrasonic bonding method with which optimum ultrasonic bonding conditions for a resin substrate can be determined when a chip device is mounted by a face-down method using a resin substrate as the substrate on which the chip device is mounted.
  • the object of the present invention includes realization of ultrasonic bonding which permits a wide margin in the bonding operation, which is capable of realizing stable joining and which exhibits satisfactory reliability for a long time.
  • Another object of the present invention is to provide an ultrasonic bonding apparatus which is capable of face-down bonding a chip device on a resin substrate, which exhibits a wide margin in the bonding operation, with which stable joining can be realized and which exhibits satisfactory reliability for a long time.
  • an ultrasonic bonding method arranged to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus ⁇ r at room temperature and elastic modulus ⁇ h realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus ⁇ r at room temperature and the elastic modulus ⁇ h realized after heating satisfies 1> ⁇ h/ ⁇ r ⁇ 0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other.
  • the elastic modulus of the resin substrate having satisfactory rigidity at room temperature is reduced owing to applied heat, causing the resin substrate to be flexible. Moreover, the reduction in the elastic modulus is limited to the half value of the elastic modulus realized at the room temperature. Therefore, when the bonding operation is performed such that the position alignment between the circuit electrode and the connecting electrode is performed and ultrasonic waves or a load is exerted, excessive deformation of the resin substrate can be prevented. Thus, energy of the ultrasonic waves, the load and heat are exerted in between the circuit electrode and the connecting electrode. Moreover, the resin substrate is adequately deformed to moderate the mechanical shock caused from the bonding operation.
  • the flexibility of the resin substrate causes the joined portion to be deformed.
  • uniform bonding of a multiplicity of the points can be performed even if the joined portion has a rough surface.
  • temperature raised when the resin substrate is ultrasonic-bonded satisfies a range from 80° C. to 170° C.
  • an amount of amplitude of ultrasonic waves arranged to be imparted on the chip device when the ultrasonic bonding operation is performed satisfies a range from 0.8 ⁇ m to 1.6 ⁇ m.
  • the chip device is a surface acoustic wave device having a dielectric substrate
  • the connecting electrode is a bump electrode formed on the dielectric substrate and made of gold or a gold alloy.
  • the resin substrate is a thermosetting resin substrate
  • the circuit electrode is constituted by forming a plated layer on the surface of a copper foil pattern, and the uppermost layer of the plated layer is made of gold.
  • an ultrasonic bonding apparatus arranged to ultrasonic-bond a connecting electrode of a chip device to a circuit electrode provided for a resin substrate to mount the chip device on the resin substrate, the ultrasonic bonding apparatus comprising: resin-substrate heating means for heating the resin substrate to a temperature at which the ratio of elastic modulus ⁇ r of the resin substrate at room temperature and elastic modulus ⁇ h realized after heating satisfies 1> ⁇ h/ ⁇ r ⁇ 0.5.
  • FIG. 1 is a schematic view showing the structure of an ultrasonic bonding apparatus according to an embodiment of the present invention
  • FIG. 2 is a diagram showing an ultrasonic bonding method according to an embodiment of the present invention.
  • FIG. 3 is an enlarged cross sectional view showing bump electrodes of the chip device and the circuit electrodes of the substrate according to the embodiment
  • FIG. 4 is a diagram showing a state in which the heights of the bump electrodes of the chip device and the circuit electrodes of the substrate are dispersed;
  • FIG. 5 is a diagram showing a state in which ultrasonic waves are transmitted owing to inadequate supply of heat to a resin substrate
  • FIG. 6 shows a model of defective joining caused from shift of joining timing of the bump electrodes
  • FIG. 7 is a graph showing the relationship between the bending modulus of a BT resin substrate serving as the circuit substrate and the temperature
  • FIG. 8 is a graph showing the relationship between bonding temperature and bonding strength of the device realized by the ultrasonic thermo compression bonding as the ultrasonic bonding and a breakdown mode;
  • FIG. 9 is a diagram showing ultrasonic bonding conditions.
  • FIG. 10 is a graph showing the relationship between the bending modulus and the temperature of the other resin.
  • FIG. 1 shows the schematic structure of the ultrasonic bonding apparatus for use in the embodiment of the present invention.
  • a collet 3 is joined to an ultrasonic-wave horn 2 which is operated by an ultrasonic-wave generator 1 .
  • the collet 3 uses negative pressure generated owing to vacuum sucking to suck and hold a chip device CP which must be mounted.
  • a substrate retaining frame 4 is disposed.
  • the substrate retaining frame 4 is provided with a heater 5 serving as a means for heating the substrate.
  • the heater 5 is able to raise the temperature of the resin substrate 10 to a level (for example, a range from 80° C.
  • an elevating means 6 is provided for vertically moving the ultrasonic-wave horn 2 and the collet 3 with respect to the substrate retaining frame 4 .
  • a substrate 20 (having a thickness of, for example, 0.35 mm) is made of piezoelectric material, such as LiNbO 3 , LiTaO 3 or quartz.
  • a circuit pattern 21 the main component of which is Al (for example, Cu is contained by 0.5 wt %), is formed on the substrate 20 as shown in FIG. 3 in an enlarged manner.
  • a relatively thick (for example, 1000 ⁇ ) Al layer 23 is formed on the circuit pattern 21 such that an intermediate layer 22 made of Cr is interposed.
  • Bump electrodes 24 are formed on the uppermost layer by a joining method with which a wire having a diameter of about 25 ⁇ m and mainly composed of Au is used to apply both heat and ultrasonic waves to the pad portion of the wafer which is the base of the piezoelectric material. The wafer having the Au bump electrodes is then diced so as to be divided into each device.
  • a BT resin substrate (CCL-HL-830 manufactured by Mitsubishi Gas Chemical) having a thickness of 0.5 mm is employed.
  • a Cu-plated layer 11 b having a thickness of 10 ⁇ m, a Ni-plated layer 11 c having a thickness of 5 mm and an uppermost Au-plated layer 11 d having a thickness of 0.5 ⁇ m to 1 ⁇ m are laminated on Cu foil 11 a having a thickness of 18 mm.
  • the foregoing chip device CP is sucked and held by the collet 3 , as shown in FIG. 2 .
  • the position alignment of the Au bump electrodes 24 serving as the connecting electrodes of the chip device CP is performed.
  • the Au bump electrodes 24 are pressed against the circuit substrate 11 provided for the resin substrate 10 .
  • the ultrasonic bonding operation that is, the ultrasonic thermo-compression bonding method is performed to perform joining.
  • the ultrasonic thermo-compression binding method has been disclosed in, for example, Unexamined Japanese Patent Publication 10-107078 in which the ceramic substrate is heated to 150° C. to 225° C. or the ceramic substrate is ultrasonic thermo-compression bonded at 200° C. (“Flip Chip Bonding Technology Using Thermosonic Bonding” Microjoining and Assembly Technology in Electronics, 1997).
  • the present invention is established such that attention is focused on the elastic modulus of the resin substrate 10 .
  • the ultrasonic bonding operation is performed under conditions, such as the temperature of the substrate, distinct from the conventional ceramic substrate. The reason for this will now be described.
  • the height of the Au bump electrodes formed on the chip device is dispersed by about ⁇ 10 ⁇ m when a pull-cutting method is employed. If the heights of the bumps are uniformed, dispersion of about 1 ⁇ m to about 3 ⁇ m cannot be overcome. Also the roughness of the surface of the resin substrate has dispersion of about 1 ⁇ m to about 3 ⁇ m. Therefore, the gap between the bump electrodes of the device and the pads of the circuit electrode is dispersed by a total amount of about 2 ⁇ m to 6 ⁇ m, as shown in FIG. 4 .
  • the bonding conditions for the ultrasonic bonding operation must be determined in such a manner that a wide margin is permitted and stable joining can be performed.
  • the pad of the chip device CP joined previously encounters separation and a crack, as shown in FIG. 6 . What is worse, joining sometimes become unsatisfactory.
  • the chip device CP sustains greater damage.
  • FIG. 7 shows the relationship between the elastic modulus and the temperature of the BT resin substrate (CCL-HL-830 manufactured by Mitsubishi Gas Chemical Co.) which is the resin substrate.
  • the bending modulus deteriorates to 1 ⁇ 2 or lower as compared with the bending modulus realized at room temperature (25° C.) at about 150° C. which is the point of inflection.
  • the conventional ceramic substrate is heated to 200° C. or higher, the bending modulus considerably deteriorates by 40% or greater.
  • the elastic modulus When the resin substrate having satisfactory rigidity at room temperature is heated, the elastic modulus is deteriorates and flexibility is imparted. Under conditions that the deterioration in the elastic modulus is prevented to the half value of the elastic modulus which is realized at room temperature, the excessive deformation of the resin substrate can be prevented when a bonding operation is performed such that alignment of the positions of the circuit electrode and the connecting electrode is performed and exertion of ultrasonic waves and a load is performed. Thus, energy of the ultrasonic waves, the load and heat are exerted in between the circuit electrode and the connecting electrode. Moreover, the resin substrate adequately deforms to moderate the mechanical shock caused from the bonding operation.
  • FIG. 8 is a graph showing the relationship between the temperature of the substrate and the bonding strength of the chip device having the electrode structured as shown in FIG. 3 .
  • FIG. 8A shows the relationship between the temperature of the substrate and the bonding strength (shearing resistance) of the chip device on the substrate.
  • FIG. 8B shows a breakdown mode (curve a indicates a ratio of breakdown of the Al pad layer of the chip device, curve b indicates a ratio of breakdown between the Au bump electrode of the device and Au-plated layer of the substrate and curve c indicates a ratio of the breakdown of the device).
  • the shearing resistance of the bonded portion is made to be maximum when the temperature of the substrate is 130° C.
  • the bending modulus when heat is applied/the bending modulus at room temperature is lower than 0.5, separation occurs between the Au bump electrode and the Au pads of the substrate. Also the strength rapidly deteriorates.
  • the temperature conditions for the bonding operation are made such that the temperature of the substrate is raised, the device sustains damage and defect joint easily occurs.
  • an ultrasonic bonding method arranged to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus ⁇ r at room temperature and elastic modulus ⁇ h realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus ⁇ r at room temperature and the elastic modulus ⁇ h realized after heating satisfies 1> ⁇ h/ ⁇ r ⁇ 0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other.
  • the temperature satisfies a range from 80° C. to 170° C., more preferably a range from 80° C. to 140° C. and most preferably a range from 100° C. to 130° C.
  • FIG. 9 shows a state in which the ultrasonic bonding according to this embodiment is performed and conditions employed in this process.
  • the conditions under which the flip chip is mounted except for the temperature of the substrate are such that the amount of amplitude of ultrasonic waves is 0.8 mm to 1.6 mm, the load is 300 g to 1500 g (preferably, 400 g to 800 g) and duration for which ultrasonic waves are applied is 0.03 second to 0.5 second.
  • the foregoing conditions are satisfied, breakdown of the chip device occurring during the ultrasonic bonding process can be prevented.
  • joining between the circuit electrode of the substrate and the connecting electrode of the device can reliably be performed.
  • the resin substrate 10 is heated by the substrate heating means to a temperature at which the ratio of the elastic modulus ⁇ h realized when heat is supplied with respect to the elastic modulus ⁇ r at room temperature satisfies 1> ⁇ h/ ⁇ r ⁇ 0.5. Then, the circuit electrode 11 of the substrate and the Au bump electrodes 24 serving as the connecting electrodes of the device are joined by ultrasonic bonding. Therefore, ultrasonic bonding can be performed in a range in which the resin substrate 10 has adequate rigidity. Thus, dispersion of the heights of the bump electrodes and the circuit electrodes can be absorbed. Moreover, the electrodes can stably and reliably be joined to each other by ultrasonic waves.
  • the temperature to which the resin substrate 10 is heated during the ultrasonic bonding process is a relatively low level of about 80° C. to about 170° C.
  • the temperature of the substrate is lower than the temperature of about 200° C. to which the ceramic substrate is heated by the conventional method.
  • the pyro-electric substrate such as the SAW
  • the device pattern is discharge-broken owing to thermal shock caused from bonding which is performed at high-temperature (for example, 200° C. or higher). Since joining can be performed at the low temperature by using the resin substrate, the thermal shock can be moderated and discharge-breakdown can be prevented.
  • the amount of the amplitude of ultrasonic waves which is exerted on the chip device during the ultrasonic bonding process satisfies a range from 0.8 ⁇ m to 1.6 ⁇ m. Moreover, the load satisfies a range from 300 g to 1500 g. Therefore, the residual stress in the circuit substrate and the base of the chip device can be minimized so that stability of the ultrasonic bonding is improved.
  • joining can be performed at a higher temperature.
  • the ceramic substrate and the glass substrate are free of deterioration of the bending modulus at a temperature of about 200° C. as compared with the bending modulus realized at room temperature. Therefore, the ratio of the bending modulus during the bonding process with respect to the bending modulus at room temperature is about one. Therefore, the effect obtainable from the resin substrate that the dispersion of the heights of the bump electrode and the circuit electrodes is absorbed by adequately setting the rigidity by performing heating cannot be obtained.
  • the resin substrate serving as the circuit substrate which is the BT resin substrate in this embodiment, may be a thermo-setting substrate, a resin substrate having reinforcing filler, such as glass fiber, or a resin-molded substrate. Also the type of the resin is not limited to the thermosetting material. A thermoplastic material may be employed.
  • the elastic modulus is not required to have the inflection point as distinct from the BT resin shown in FIG. 7 .
  • resin such as amorphous plastic, having a characteristic with which the bending modulus is monotonously and gently deteriorates as the temperature is raised as shown in the characteristic graphs shown in FIG. 10 except for that of the BT resin may be employed.
  • the foregoing embodiment has the structure that the resin substrate is employed as the resin base, the present invention may be applied to a structure in which a resin flat portion partially is formed.
  • a process is performed to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus ⁇ r at room temperature and elastic modulus ⁇ h realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus ⁇ r at room temperature and the elastic modulus ⁇ h realized after heating satisfies 1> ⁇ h/ ⁇ r ⁇ 0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other.
  • the ultrasonic bonding conditions for the resin substrate can be optimized.
  • ultrasonic bonding can be performed which permits a wide margin in the bonding process, with which stable joining can be performed and which exhibits satisfactory reliability for a long time.

Abstract

When connecting electrodes of a chip device CP are ultrasonic-bonded to circuit electrodes provided for a resin substrate 10 to mount the chip device CP on the resin substrate 10, a heater 5 for heating the resin substrate 10 is provided with which the temperature of the resin substrate 10 is raised to a level with which the ratio of elastic modulus εh realized when heat is supplied with respect to elastic modulus εr of the resin substrate 10 at room temperature satisfies 1>εh/εr≧0.5. The heater 5 may be provided for the substrate retaining frame 4.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a divisional of, and claims priority to U.S. patent Ser. No. 09/544,601, filed Apr. 6, 2000, U.S. Pat. No. 6,460,591 and claims priority to Japanese Application No. 11-113213, filed Apr. 21, 1999. The entire contents of the parent application and the Japanese application are incorporated herein by reference.
BACKGROUND OF THE INVENTION
The present invention relates to an ultrasonic bonding method and an ultrasonic bonding apparatus for mounting a chip device, such as a surface acoustic wave device (SAW) or a semiconductor chip, on a resin substrate or the like by ultrasonic bonding.
The weight, thickness and the size of electronic apparatus have rapidly been reduced. It leads to a fact that a face-down mounting techniques is an important technique with which chip devices, such as surface acoustic wave devices (SAW) or semiconductor chips, can be mounted on a substrate at a high density.
The face-down mounting method is exemplified by an ultrasonic bonding method with which bump electrodes of the chip device are joined to pad electrodes formed on a ceramic substrate by applying ultrasonic waves and a load. The foregoing method is an advantageous method because solder or adhesive agent is not required, thermal stress which is exerted on the chip device can be reduced even if the size of the chip device is reduced and satisfactory bonding strength can be increased. A fact is known that raising of the temperature to 150° C. to 225° C. when the ultrasonic bonding operation is performed raises the bonding strength (refer to, for example, Japanese Patent Laid-Open No. 10-107078).
The ceramic substrate is unsatisfactory in the processability and cost efficiency. Therefore, resin substrates, such as BT resin substrates or heat-resisting glass epoxy substrates, have been employed in recent years to mount the chip devices. When the resin substrate is employed, face-down of the connecting electrode of the chip device to, for example, a bump pattern provided for the resin substrate as the circuit electrode must be performed. Any detailed investigation about the conditions under which the ultrasonic bonding operation suitable for the resin substrate is performed has not been carried out. Therefore, the conventional ultrasonic bonding conditions employed for the conventional ceramic substrate have been employed. That is, adjustment of the temperature which is raised when the ultrasonic bonding operation is performed has not been performed. Hitherto, adjustment of the output of ultrasonic waves and pressure which must be applied has been performed. Therefore, the ultrasonic bonding operation has been performed at a temperature considered to be suitable without any consideration of the characteristic of the resin.
Recently a multiplicity of bump electrodes serving as connecting electrodes are provided for the joining surface of the chip device. When the bump electrodes are provided by disposing, for example, a multiplicity of balls, the heights of the bump electrodes cannot easily be uniformed. It is difficult to simultaneously join a multiplicity of bump electrode having various heights on the substrate having a rough surface. To overcome the dispersion in the nonuniform heights, an anisotropic conductive and adhesive layer has been employed. That is, adhesive layer is applied to the leading ends of the bump electrodes or a solder paste which is fused with heat is used or conductive powder is mixed with the resin to forcibly introduce the bump to establish the connection.
As a result, the attempt to increase the bonding strength results in excessive enlargement of the output of ultrasonic waves and the applied load during the joining operation. Thus, there arises problems in that the pad portion of the chip device is cracked, the pad of the chip device is separated from the chip device and the multiplicity of the bump electrodes provided for the chip device cannot uniformly be joined owing to an adverse influence of the rough surface of the resin substrate.
Moreover, the following problems must be solved.
(1) When the pattern on the circuit substrate on which the chip devices are mounted is fined (for example, a fine pattern of 10 μm) or when the size of the chip device is reduced (for example, 1 mm×1 mm), stability of the bonding operation must be improved in a case where a micro bump electrode (for example, diameter of 50 μm) or a micro pad (for example, 100 μm×100 μm) is employed.
(2) Residual stress in the bump electrode, the pad, the circuit substrate or the base of the chip device caused from the ultrasonic bonding operation must be minimized.
(3) When a pyro-electric material, such as the SAW or the light modulating device, or dielectric material, such as birefringent optical material, is employed, mechanical shock (distortion and impact) and thermal shock (difference in the temperature and rate at which the temperature is changed) caused from the ultrasonic bonding operation must be reduced. Thus, stress which is exerted on the joint portion must be reduced to prevent, for example, discharge breakdown.
SUMMARY OF THE INVENTION
In view of the foregoing, an object of the present invention is to provide an ultrasonic bonding method with which optimum ultrasonic bonding conditions for a resin substrate can be determined when a chip device is mounted by a face-down method using a resin substrate as the substrate on which the chip device is mounted. The object of the present invention includes realization of ultrasonic bonding which permits a wide margin in the bonding operation, which is capable of realizing stable joining and which exhibits satisfactory reliability for a long time.
Another object of the present invention is to provide an ultrasonic bonding apparatus which is capable of face-down bonding a chip device on a resin substrate, which exhibits a wide margin in the bonding operation, with which stable joining can be realized and which exhibits satisfactory reliability for a long time.
According to first aspect of the invention, there is provided an ultrasonic bonding method arranged to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus εr at room temperature and elastic modulus εh realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus εr at room temperature and the elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other.
The elastic modulus of the resin substrate having satisfactory rigidity at room temperature is reduced owing to applied heat, causing the resin substrate to be flexible. Moreover, the reduction in the elastic modulus is limited to the half value of the elastic modulus realized at the room temperature. Therefore, when the bonding operation is performed such that the position alignment between the circuit electrode and the connecting electrode is performed and ultrasonic waves or a load is exerted, excessive deformation of the resin substrate can be prevented. Thus, energy of the ultrasonic waves, the load and heat are exerted in between the circuit electrode and the connecting electrode. Moreover, the resin substrate is adequately deformed to moderate the mechanical shock caused from the bonding operation. In particular, when a multiplicity of circuit electrodes and connecting electrodes are simultaneously ultrasonic-bonded, the flexibility of the resin substrate causes the joined portion to be deformed. Thus, uniform bonding of a multiplicity of the points can be performed even if the joined portion has a rough surface.
Preferably, temperature raised when the resin substrate is ultrasonic-bonded satisfies a range from 80° C. to 170° C.
Preferably, an amount of amplitude of ultrasonic waves arranged to be imparted on the chip device when the ultrasonic bonding operation is performed satisfies a range from 0.8 μm to 1.6 μm.
Preferably, the chip device is a surface acoustic wave device having a dielectric substrate, and the connecting electrode is a bump electrode formed on the dielectric substrate and made of gold or a gold alloy.
Preferably, the resin substrate is a thermosetting resin substrate, and the circuit electrode is constituted by forming a plated layer on the surface of a copper foil pattern, and the uppermost layer of the plated layer is made of gold.
Further, according to second aspect of the invention, there is provided an ultrasonic bonding apparatus arranged to ultrasonic-bond a connecting electrode of a chip device to a circuit electrode provided for a resin substrate to mount the chip device on the resin substrate, the ultrasonic bonding apparatus comprising: resin-substrate heating means for heating the resin substrate to a temperature at which the ratio of elastic modulus εr of the resin substrate at room temperature and elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5.
BRIEF DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1 is a schematic view showing the structure of an ultrasonic bonding apparatus according to an embodiment of the present invention;
FIG. 2 is a diagram showing an ultrasonic bonding method according to an embodiment of the present invention;
FIG. 3 is an enlarged cross sectional view showing bump electrodes of the chip device and the circuit electrodes of the substrate according to the embodiment;
FIG. 4 is a diagram showing a state in which the heights of the bump electrodes of the chip device and the circuit electrodes of the substrate are dispersed;
FIG. 5 is a diagram showing a state in which ultrasonic waves are transmitted owing to inadequate supply of heat to a resin substrate;
FIG. 6 shows a model of defective joining caused from shift of joining timing of the bump electrodes;
FIG. 7 is a graph showing the relationship between the bending modulus of a BT resin substrate serving as the circuit substrate and the temperature;
FIG. 8 is a graph showing the relationship between bonding temperature and bonding strength of the device realized by the ultrasonic thermo compression bonding as the ultrasonic bonding and a breakdown mode;
FIG. 9 is a diagram showing ultrasonic bonding conditions; and
FIG. 10 is a graph showing the relationship between the bending modulus and the temperature of the other resin.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiments of an ultrasonic bonding method and an ultrasonic bonding apparatus according to the present invention will now be described with reference to the drawings.
FIG. 1 shows the schematic structure of the ultrasonic bonding apparatus for use in the embodiment of the present invention. A collet 3 is joined to an ultrasonic-wave horn 2 which is operated by an ultrasonic-wave generator 1. The collet 3 uses negative pressure generated owing to vacuum sucking to suck and hold a chip device CP which must be mounted. To place and fix a resin substrate 10 which is a circuit substrate, a substrate retaining frame 4 is disposed. The substrate retaining frame 4 is provided with a heater 5 serving as a means for heating the substrate. The heater 5 is able to raise the temperature of the resin substrate 10 to a level (for example, a range from 80° C. to 170° C.) at which a ratio of elastic modulus εr at room temperature (25° C.) and elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5. Note that an elevating means 6 is provided for vertically moving the ultrasonic-wave horn 2 and the collet 3 with respect to the substrate retaining frame 4.
When the chip device CP which is shown in FIGS. 2 and 3 and which must be mounted is SAW, a substrate 20 (having a thickness of, for example, 0.35 mm) is made of piezoelectric material, such as LiNbO3, LiTaO3 or quartz. A circuit pattern 21, the main component of which is Al (for example, Cu is contained by 0.5 wt %), is formed on the substrate 20 as shown in FIG. 3 in an enlarged manner. A relatively thick (for example, 1000 Å) Al layer 23 is formed on the circuit pattern 21 such that an intermediate layer 22 made of Cr is interposed. Bump electrodes 24 are formed on the uppermost layer by a joining method with which a wire having a diameter of about 25 μm and mainly composed of Au is used to apply both heat and ultrasonic waves to the pad portion of the wafer which is the base of the piezoelectric material. The wafer having the Au bump electrodes is then diced so as to be divided into each device.
As the resin substrate 10, a BT resin substrate (CCL-HL-830 manufactured by Mitsubishi Gas Chemical) having a thickness of 0.5 mm is employed. As the circuit pattern and the circuit electrode 11 of the substrate, a Cu-plated layer 11 b having a thickness of 10 μm, a Ni-plated layer 11 c having a thickness of 5 mm and an uppermost Au-plated layer 11 d having a thickness of 0.5 μm to 1 μm are laminated on Cu foil 11 a having a thickness of 18 mm.
The foregoing chip device CP is sucked and held by the collet 3, as shown in FIG. 2. The position alignment of the Au bump electrodes 24 serving as the connecting electrodes of the chip device CP is performed. Then, the Au bump electrodes 24 are pressed against the circuit substrate 11 provided for the resin substrate 10. Thus, the ultrasonic bonding operation, that is, the ultrasonic thermo-compression bonding method is performed to perform joining.
At this time, the ultrasonic thermo-compression binding method has been disclosed in, for example, Unexamined Japanese Patent Publication 10-107078 in which the ceramic substrate is heated to 150° C. to 225° C. or the ceramic substrate is ultrasonic thermo-compression bonded at 200° C. (“Flip Chip Bonding Technology Using Thermosonic Bonding” Microjoining and Assembly Technology in Electronics, 1997).
On the other hand, the present invention is established such that attention is focused on the elastic modulus of the resin substrate 10. Thus, the ultrasonic bonding operation is performed under conditions, such as the temperature of the substrate, distinct from the conventional ceramic substrate. The reason for this will now be described.
The height of the Au bump electrodes formed on the chip device is dispersed by about ±10 μm when a pull-cutting method is employed. If the heights of the bumps are uniformed, dispersion of about 1 μm to about 3 μm cannot be overcome. Also the roughness of the surface of the resin substrate has dispersion of about 1 μm to about 3 μm. Therefore, the gap between the bump electrodes of the device and the pads of the circuit electrode is dispersed by a total amount of about 2 μm to 6 μm, as shown in FIG. 4. When all of the bump electrodes of the chip device CP having the plurality of the Au bump electrodes 24 are joined to the circuit substrate 11 with uniform strength, the bonding conditions for the ultrasonic bonding operation must be determined in such a manner that a wide margin is permitted and stable joining can be performed.
When a plurality of Au bump electrodes are simultaneously joined by the ultrasonic thermo-compression bonding method, it has been considered that removal of an oxide film in the joined portion is required and mutual dispersion of Au must quickly be performed. To minimize damage of the chip device, heat of about 200° C. must be exerted. When the resin substrate is employed, heat of 200° C. causes the rigidity of the substrate to deteriorate owing to heat. As a result, ultrasonic vibrations are undesirably diffused through the resin substrate 10, as shown in FIG. 5. Therefore, ultrasonic waves cannot efficiently be transmitted. Hence it follows that required strength cannot be obtained or timing at which each of the plural bump electrodes 24 provided for the chip device CP are joined to the circuit substrate 11 of the resin substrate 10 scatters. In the foregoing case, the pad of the chip device CP joined previously encounters separation and a crack, as shown in FIG. 6. What is worse, joining sometimes become unsatisfactory. When the load, power or duration of exertion of ultrasonic waves is enlarged to prevent the foregoing problems, the chip device CP sustains greater damage.
FIG. 7 shows the relationship between the elastic modulus and the temperature of the BT resin substrate (CCL-HL-830 manufactured by Mitsubishi Gas Chemical Co.) which is the resin substrate. As can be understood from the graph, the bending modulus deteriorates to ½ or lower as compared with the bending modulus realized at room temperature (25° C.) at about 150° C. which is the point of inflection. When the conventional ceramic substrate is heated to 200° C. or higher, the bending modulus considerably deteriorates by 40% or greater.
When the resin substrate having satisfactory rigidity at room temperature is heated, the elastic modulus is deteriorates and flexibility is imparted. Under conditions that the deterioration in the elastic modulus is prevented to the half value of the elastic modulus which is realized at room temperature, the excessive deformation of the resin substrate can be prevented when a bonding operation is performed such that alignment of the positions of the circuit electrode and the connecting electrode is performed and exertion of ultrasonic waves and a load is performed. Thus, energy of the ultrasonic waves, the load and heat are exerted in between the circuit electrode and the connecting electrode. Moreover, the resin substrate adequately deforms to moderate the mechanical shock caused from the bonding operation. When a multiplicity of circuit electrodes and connecting electrodes are simultaneously ultrasonic-bonded, flexibility of the resin substrate 10 causes the joined portion to be deformed even if the joined portion has rough surface (if the distance between the bump electrode 24 of the device and the circuit substrate 11 of the substrate disperses) as described with reference to FIG. 4. Thus, uniform bonding of a multiplicity of points can be performed.
FIG. 8 is a graph showing the relationship between the temperature of the substrate and the bonding strength of the chip device having the electrode structured as shown in FIG. 3. FIG. 8A shows the relationship between the temperature of the substrate and the bonding strength (shearing resistance) of the chip device on the substrate. FIG. 8B shows a breakdown mode (curve a indicates a ratio of breakdown of the Al pad layer of the chip device, curve b indicates a ratio of breakdown between the Au bump electrode of the device and Au-plated layer of the substrate and curve c indicates a ratio of the breakdown of the device). As can be understood from FIG. 8A, the shearing resistance of the bonded portion is made to be maximum when the temperature of the substrate is 130° C. The ratio of the bending modulus at 130° C. with respect to the bending modulus at room temperature shown in FIG. 7 (the bending modulus at 130° C./bending modulus at room temperature) was 0.875. As can be understood from the breakdown mode shown in FIG. 8B, separation between the Au-bump electrode and the Au-plated layer occurs frequently in a low temperature range lower than 80° C. Moreover, breakdown of the devices occurs frequently. When the temperature of the substrate is raised, strength can be increased because the material breakdown of the device pad portion has occurred (it means a fact that joining between the Au-bump electrodes and the Au pads of the substrate is strong). When the temperature is higher than 170° C. at which (the bending modulus when heat is applied/the bending modulus at room temperature) is lower than 0.5, separation occurs between the Au bump electrode and the Au pads of the substrate. Also the strength rapidly deteriorates. When the temperature conditions for the bonding operation are made such that the temperature of the substrate is raised, the device sustains damage and defect joint easily occurs.
Therefore, according to this embodiment, there is provided an ultrasonic bonding method arranged to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus εr at room temperature and elastic modulus εh realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus εr at room temperature and the elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other. Specifically, it is preferable that the temperature satisfies a range from 80° C. to 170° C., more preferably a range from 80° C. to 140° C. and most preferably a range from 100° C. to 130° C.
FIG. 9 shows a state in which the ultrasonic bonding according to this embodiment is performed and conditions employed in this process. The conditions under which the flip chip is mounted except for the temperature of the substrate are such that the amount of amplitude of ultrasonic waves is 0.8 mm to 1.6 mm, the load is 300 g to 1500 g (preferably, 400 g to 800 g) and duration for which ultrasonic waves are applied is 0.03 second to 0.5 second. When the foregoing conditions are satisfied, breakdown of the chip device occurring during the ultrasonic bonding process can be prevented. Moreover, joining between the circuit electrode of the substrate and the connecting electrode of the device can reliably be performed.
According to this embodiment, the following effects can be obtained.
The resin substrate 10 is heated by the substrate heating means to a temperature at which the ratio of the elastic modulus εh realized when heat is supplied with respect to the elastic modulus εr at room temperature satisfies 1>εh/εr≧0.5. Then, the circuit electrode 11 of the substrate and the Au bump electrodes 24 serving as the connecting electrodes of the device are joined by ultrasonic bonding. Therefore, ultrasonic bonding can be performed in a range in which the resin substrate 10 has adequate rigidity. Thus, dispersion of the heights of the bump electrodes and the circuit electrodes can be absorbed. Moreover, the electrodes can stably and reliably be joined to each other by ultrasonic waves.
The temperature to which the resin substrate 10 is heated during the ultrasonic bonding process is a relatively low level of about 80° C. to about 170° C. The temperature of the substrate is lower than the temperature of about 200° C. to which the ceramic substrate is heated by the conventional method. When the pyro-electric substrate, such as the SAW, is employed as the chip device, there is apprehension that the device pattern is discharge-broken owing to thermal shock caused from bonding which is performed at high-temperature (for example, 200° C. or higher). Since joining can be performed at the low temperature by using the resin substrate, the thermal shock can be moderated and discharge-breakdown can be prevented.
The amount of the amplitude of ultrasonic waves which is exerted on the chip device during the ultrasonic bonding process satisfies a range from 0.8 μm to 1.6 μm. Moreover, the load satisfies a range from 300 g to 1500 g. Therefore, the residual stress in the circuit substrate and the base of the chip device can be minimized so that stability of the ultrasonic bonding is improved.
When the embodiment is arranged to anneal the substrate to improve the heat resistance of the resin substrate, joining can be performed at a higher temperature.
The ceramic substrate and the glass substrate are free of deterioration of the bending modulus at a temperature of about 200° C. as compared with the bending modulus realized at room temperature. Therefore, the ratio of the bending modulus during the bonding process with respect to the bending modulus at room temperature is about one. Therefore, the effect obtainable from the resin substrate that the dispersion of the heights of the bump electrode and the circuit electrodes is absorbed by adequately setting the rigidity by performing heating cannot be obtained.
The resin substrate serving as the circuit substrate, which is the BT resin substrate in this embodiment, may be a thermo-setting substrate, a resin substrate having reinforcing filler, such as glass fiber, or a resin-molded substrate. Also the type of the resin is not limited to the thermosetting material. A thermoplastic material may be employed.
The elastic modulus is not required to have the inflection point as distinct from the BT resin shown in FIG. 7. For example, resin, such as amorphous plastic, having a characteristic with which the bending modulus is monotonously and gently deteriorates as the temperature is raised as shown in the characteristic graphs shown in FIG. 10 except for that of the BT resin may be employed.
Although the foregoing embodiment has the structure that the resin substrate is employed as the resin base, the present invention may be applied to a structure in which a resin flat portion partially is formed.
Although the invention has been described in its preferred form and structure with a certain degree of particularity, it is understood that the present disclosure of the preferred form can be changed in the details of construction and in the combination and arrangement of parts without departing from the spirit and the scope of the invention as hereinafter claimed.
As described above, a process is performed to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus εr at room temperature and elastic modulus εh realized when the resin substrate is heated, the ultrasonic bonding method comprising: a step of heating the resin substrate to a temperature at which the ratio of the elastic modulus εr at room temperature and the elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5 when the circuit electrode and the connecting electrode are ultrasonic-bonded to each other. Therefore, when the chip device is face-down mounted by using the resin substrate, the ultrasonic bonding conditions for the resin substrate can be optimized. Thus, ultrasonic bonding can be performed which permits a wide margin in the bonding process, with which stable joining can be performed and which exhibits satisfactory reliability for a long time.

Claims (5)

What is claimed is:
1. An ultrasonic bonding method arranged to mount a chip device on a resin substrate by performing ultrasonic bonding such that the position of a connecting electrode of the chip device is aligned to the position of a circuit electrode provided for a resin substrate having elastic modulus εr at room temperature and elastic modulus εh, realized when said resin substrate is heated, said ultrasonic bonding method comprising:
heating said resin substrate to a temperature at which the ratio of the elastic modulus εr at room temperature and the elastic modulus εh realized after heating satisfies 1>εh/εr≧0.5 when said circuit electrode and said connecting electrode are ultrasonic-bonded to each other.
2. An ultrasonic bonding method according to claim 1, wherein temperature raised when said resin substrate is ultrasonic-bonded satisfies a range from 80° C. to 170° C.
3. An ultrasonic bonding method according to claim 1, wherein an amount of amplitude of ultrasonic waves arranged to be imparted on said chip device when said ultrasonic bonding operation is performed satisfies a range from 0.8 μm to 1.6 μm.
4. An ultrasonic bonding method according to claim 1, wherein said chip device is a surface acoustic wave device having a dielectric substrate, and said connecting electrode is a bump electrode formed on said dielectric substrate and made of gold or a gold alloy.
5. An ultrasonic bonding method according to claim 1, wherein said resin substrate is a thermosetting resin substrate, and said circuit electrode is constituted by forming a plated layer on the surface of a copper foil pattern, and the uppermost layer of said plated layer is made of gold.
US10/191,057 1999-04-21 2002-07-10 Ultrasonic bonding method Expired - Lifetime US6565687B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/191,057 US6565687B2 (en) 1999-04-21 2002-07-10 Ultrasonic bonding method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP11-113213 1999-04-21
JP11113213A JP2000306957A (en) 1999-04-21 1999-04-21 Ultrasonic bonding and mounting method and ultrasonic bonding apparatus
US09/544,601 US6460591B1 (en) 1999-04-21 2000-04-06 Ultrasonic bonding method and ultrasonic bonding apparatus
US10/191,057 US6565687B2 (en) 1999-04-21 2002-07-10 Ultrasonic bonding method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/544,601 Division US6460591B1 (en) 1999-04-21 2000-04-06 Ultrasonic bonding method and ultrasonic bonding apparatus

Publications (2)

Publication Number Publication Date
US20030029543A1 US20030029543A1 (en) 2003-02-13
US6565687B2 true US6565687B2 (en) 2003-05-20

Family

ID=14606444

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/544,601 Expired - Lifetime US6460591B1 (en) 1999-04-21 2000-04-06 Ultrasonic bonding method and ultrasonic bonding apparatus
US10/191,057 Expired - Lifetime US6565687B2 (en) 1999-04-21 2002-07-10 Ultrasonic bonding method

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/544,601 Expired - Lifetime US6460591B1 (en) 1999-04-21 2000-04-06 Ultrasonic bonding method and ultrasonic bonding apparatus

Country Status (3)

Country Link
US (2) US6460591B1 (en)
EP (1) EP1050903A1 (en)
JP (1) JP2000306957A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050227429A1 (en) * 2002-03-27 2005-10-13 Shozo Minamitani Electronic component mounting method and apparatus and ultrasondic bonding head
US20070108627A1 (en) * 2005-11-15 2007-05-17 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for manufacturing the same
US20110120622A1 (en) * 2009-11-25 2011-05-26 Telsonic Holding Ag Apparatus and method for welding a workpiece
US11031446B2 (en) 2018-05-14 2021-06-08 Samsung Display Co., Ltd. Display device

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000306957A (en) * 1999-04-21 2000-11-02 Tdk Corp Ultrasonic bonding and mounting method and ultrasonic bonding apparatus
JP3451373B2 (en) * 1999-11-24 2003-09-29 オムロン株式会社 Manufacturing method of data carrier capable of reading electromagnetic wave
EP1235266A1 (en) * 1999-11-30 2002-08-28 Toray Engineering Co., Ltd. Chip bonding device
JP2001308145A (en) * 2000-04-25 2001-11-02 Fujitsu Ltd Method of mounting semiconductor chip
US6737295B2 (en) * 2001-02-27 2004-05-18 Chippac, Inc. Chip scale package with flip chip interconnect
DE10126943A1 (en) * 2001-06-01 2002-12-12 Stapla Ultaschalltechnik Gmbh Plastic component welding or deformation method involves reduction of amplitude and measurement of a parameter to determine a subsequent period at constant amplitude
JP4349232B2 (en) * 2004-07-30 2009-10-21 ソニー株式会社 Semiconductor module and MOS solid-state imaging device
JP4893814B2 (en) * 2004-08-27 2012-03-07 富士通株式会社 Semiconductor chip bonding method and bonding apparatus
US20060189023A1 (en) * 2005-02-23 2006-08-24 Taiwan Semiconductor Manufacturing Co., Ltd. Three dimensional structure formed by using an adhesive silicon wafer process
JP2006253953A (en) * 2005-03-09 2006-09-21 Fujitsu Ltd High frequency module for communication and its manufacturing method
JP4989492B2 (en) * 2005-06-13 2012-08-01 パナソニック株式会社 Semiconductor element bonding apparatus and semiconductor element bonding method using the same
DE102006003835A1 (en) * 2005-08-18 2007-02-22 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Fabrication method for semiconductor modules and components for substrates e.g. coils and antennas, involves pressing wafer on to substrate, with welding by ultrasound
US20080116552A1 (en) * 2006-11-17 2008-05-22 James Rose Electronic System With Lead Free Interconnections And Method of Fabrication
DE102007060442A1 (en) * 2007-12-14 2009-06-18 Herrmann Ultraschalltechnik Gmbh & Co. Kg Sonotrode with U-slot
KR101046590B1 (en) * 2009-02-16 2011-07-05 한국과학기술원 Electronic component joining method using vibration energy and vibration energy application device
US8202741B2 (en) 2009-03-04 2012-06-19 Koninklijke Philips Electronics N.V. Method of bonding a semiconductor device using a compliant bonding structure
US9011662B2 (en) 2010-06-30 2015-04-21 Advanced Liquid Logic, Inc. Droplet actuator assemblies and methods of making same
KR20130054027A (en) * 2011-11-16 2013-05-24 삼성전기주식회사 Substrate bonding method
FR3036301B1 (en) * 2015-05-21 2017-10-20 Valeo Equip Electr Moteur WELDING PROCESS WITH MATERIAL SUPPLY AND ELECTRONIC POWER MODULE MADE THEREBY
FR3039025B1 (en) * 2015-07-16 2018-03-09 Valeo Equipements Electriques Moteur WELDING PROCESS WITH MATERIAL SUPPLY AND ELECTRONIC POWER MODULE MADE THEREBY
KR20180087536A (en) * 2017-01-24 2018-08-02 삼성디스플레이 주식회사 Connecting device and circuit chip connecting method using connecting device
CN112046008A (en) * 2019-06-05 2020-12-08 三赢科技（深圳）有限公司 Vibration hot press device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818313A (en) * 1985-06-28 1989-04-04 Tetra Pak International Method for regulating the energy supply to a sealing device for the sealing of thermoplastic material
US5435863A (en) * 1992-04-21 1995-07-25 Branson Ultrasonics Corporation Method for processing workpieces by ultrasonic energy
US5846377A (en) * 1992-04-21 1998-12-08 Branson Ultrasonics Corporation Method for processing workpieces by ultrasonic energy
US5855706A (en) * 1992-04-21 1999-01-05 Branson Ultrasonics Corporation Simultaneous amplitude and force profiling during ultrasonic welding of thermoplastic workpieces
US6460591B1 (en) * 1999-04-21 2002-10-08 Tdk Corporation Ultrasonic bonding method and ultrasonic bonding apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04124847A (en) 1990-09-17 1992-04-24 Fujitsu Ltd Method of mounting bare chip
JPH10107078A (en) 1996-09-30 1998-04-24 Toshiba Electron Eng Corp Manufacture of electronic parts and electronic parts
JP3794792B2 (en) 1997-07-22 2006-07-12 Ｔｄｋ株式会社 Circuit board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818313A (en) * 1985-06-28 1989-04-04 Tetra Pak International Method for regulating the energy supply to a sealing device for the sealing of thermoplastic material
US5435863A (en) * 1992-04-21 1995-07-25 Branson Ultrasonics Corporation Method for processing workpieces by ultrasonic energy
US5846377A (en) * 1992-04-21 1998-12-08 Branson Ultrasonics Corporation Method for processing workpieces by ultrasonic energy
US5855706A (en) * 1992-04-21 1999-01-05 Branson Ultrasonics Corporation Simultaneous amplitude and force profiling during ultrasonic welding of thermoplastic workpieces
US6460591B1 (en) * 1999-04-21 2002-10-08 Tdk Corporation Ultrasonic bonding method and ultrasonic bonding apparatus

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050227429A1 (en) * 2002-03-27 2005-10-13 Shozo Minamitani Electronic component mounting method and apparatus and ultrasondic bonding head
US7229854B2 (en) * 2002-03-27 2007-06-12 Matsushita Electric Industrial Co., Ltd. Electronic component mounting method and apparatus and ultrasonic bonding head
US20070108627A1 (en) * 2005-11-15 2007-05-17 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for manufacturing the same
US7629687B2 (en) * 2005-11-15 2009-12-08 Panasonic Corporation Semiconductor device and method for manufacturing the same
US20110120622A1 (en) * 2009-11-25 2011-05-26 Telsonic Holding Ag Apparatus and method for welding a workpiece
US11031446B2 (en) 2018-05-14 2021-06-08 Samsung Display Co., Ltd. Display device

Also Published As

Publication number Publication date
EP1050903A1 (en) 2000-11-08
US6460591B1 (en) 2002-10-08
JP2000306957A (en) 2000-11-02
US20030029543A1 (en) 2003-02-13

Similar Documents

Publication Publication Date Title
US6565687B2 (en) Ultrasonic bonding method
JP3880775B2 (en) Mounting electronic components on a circuit board
KR100604334B1 (en) Flip Chip Bondig Method for Enhancing the Performance of Connection in Flip Chip Packaging Process
JP3303791B2 (en) Electronic component manufacturing method
KR100686315B1 (en) Manufacturing method for electronic circuit device
JP2001313314A (en) Semiconductor device using bump, its manufacturing method, and method for forming bump
KR20020036669A (en) Flip chip assembly structure for semiconductor device and method of assembling therefor
US7132310B2 (en) Packaging substrate and manufacturing method thereof, integrated circuit device and manufacturing method thereof, and SAW device
JPH07115109A (en) Flip chip bonding method and device thereof
EP1369911A1 (en) Method of manufacturing semiconductor device
WO2014077044A1 (en) Flip-chip bonding method and solid-state image pickup device manufacturing method characterized in including flip-chip bonding method
US6543109B1 (en) Method of manufacturing a surface acoustic wave apparatus
JP2002026071A (en) Semiconductor device and its manufacturing method, circuit board, and electronic equipment
JP3572254B2 (en) Circuit board
JP3419398B2 (en) Method for manufacturing semiconductor device
JPH1174315A (en) Device and method of bonding
JP3908590B2 (en) Die bonding method
JP2002280416A (en) Matrix-bonding method between flexible wiring board and ic chip
JP4203193B2 (en) Mounting method of semiconductor element
JP2003282629A (en) Ultrasonic flip chip mounting method
JP2002299374A (en) Semiconductor device and its manufacturing method
JP2020178000A (en) Optical module and manufacturing method thereof
JP2002184811A (en) Electronic circuit device and its manufacturing method
JP3598058B2 (en) Circuit board
CN115023804A (en) Electronic device and method for manufacturing electronic device

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12