US6627954B1 - Integrated circuit capacitor in a silicon-on-insulator integrated circuit - Google Patents
Integrated circuit capacitor in a silicon-on-insulator integrated circuit Download PDFInfo
- Publication number
- US6627954B1 US6627954B1 US09/272,822 US27282299A US6627954B1 US 6627954 B1 US6627954 B1 US 6627954B1 US 27282299 A US27282299 A US 27282299A US 6627954 B1 US6627954 B1 US 6627954B1
- Authority
- US
- United States
- Prior art keywords
- layer
- integrated circuit
- circuit capacitor
- substrate
- epitaxial layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 85
- 239000012212 insulator Substances 0.000 title abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 68
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 29
- 229920005591 polysilicon Polymers 0.000 claims abstract description 29
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 23
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 23
- 239000010703 silicon Substances 0.000 claims abstract description 23
- 230000003647 oxidation Effects 0.000 claims abstract description 18
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 18
- 238000002955 isolation Methods 0.000 claims description 52
- 229910052751 metal Inorganic materials 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 11
- 238000000034 method Methods 0.000 abstract description 32
- 238000005516 engineering process Methods 0.000 description 18
- 230000008569 process Effects 0.000 description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 239000004065 semiconductor Substances 0.000 description 14
- 230000003071 parasitic effect Effects 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 10
- 238000004891 communication Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000008570 general process Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
Definitions
- the present invention is related to the following U.S. Applications: Application No.: 09,216,040, entitled “Apparatus and Method for Wireless Communications”, filed Dec. 18, 1998, Abandoned; Application No.: 09/305,330, entitled “Apparatus and Method for Wireless Communications”, filed May 4, 1999, Pending; Application No.: 09/255,747, entitled “Trench Isolated Guard Ring Region for Providing RF Isolation”, filed Feb. 23, 1999, Abandoned; Application No.: 09/645,056, entitled “A Method of Providing Radio Frequency Isolation of Device Mesas Using Guard Ring Regions Within an Integrated Circuit Device”, filed Aug.
- the present invention relates to integrated circuit capacitors in semiconductor integrated circuits (ICs), and more particularly, to integrated circuit capacitors in silicon-on-insulator (SOI) integrated circuits.
- ICs semiconductor integrated circuits
- SOI silicon-on-insulator
- discrete capacitors typically include a dielectric material that separates two parallel plates. They are used to hold charge or to transmit an AC signal and block a DC signal. Capacitance is the amount of charge a capacitor can hold per volt and is measured in farads (F).
- MOS capacitors there are basically two types of capacitors that have been used in ICs: MOS capacitors and p-n junctions.
- a thick oxide layer 26 is thermally grown on a silicon substrate 28 .
- a window is lithographically defined and then etched in the oxide. Diffusion or ion implantation is used to form a p+ -region 20 in the window area, while the surrounding thick oxide 26 serves as a mask. A thin oxide layer 24 is then thermally grown in the window area, followed by a metallization step.
- the capacitance per unit area is given by:
- ⁇ ox is the dielectric permittivity of silicon dioxide (the dielectric constant ⁇ ox / ⁇ O is 3.9) and d is the thin-oxide thickness.
- insulators with higher dielectric constants have been suggested, such as for example, Si 3 N 4 and Ta 2 O 5 with dielectric constants of 8 and 22 , respectively.
- the MOS capacitance is essentially independent of the applied voltage, because the lower plate 20 of the capacitor is made of heavily doped material. This also reduces the series resistance associated with it.
- FIGS. 2A and 2B illustrates an n+ ⁇ p junction capacitor, the structure of which forms part of a bipolar transistor.
- the device is usually reverse-biased, i.e., the p-region 30 is reverse-biased with respect to the n+ ⁇ region 32 .
- the capacitance is not a constant but varies as (V R +V bi ) ⁇ 1 ⁇ 2 , where V R is the applied voltage and V bi is the built-in potential.
- the series resistance is considerably higher than that of a MOS capacitor because the p-region 30 has higher resistivity than does the p+ -region.
- MOS capacitor of FIGS. 1A and 1B includes a significant parasitic (or junction) capacitance component due to the substrate material 28 . Variations in the applied voltage may result in variations in this parasitic capacitance which may result in possible frequency modulation of the signal. Such frequency modulation can be detrimental in analog ICs, such as for example, ICs used in wireless communications applications.
- wireless communications devices use high-frequency signals: 900 MHz to 1900 MHz for cellular phones and higher (up to 6 GHz) for other systems, such as wireless LANs.
- the proposed Bluetooth standard calls for operation in the unlicensed ISM band at 2.4 GHz. Signals at such frequencies, i.e., high radio frequencies (RF), are difficult to generate and control.
- RF radio frequencies
- MOS capacitor shown in FIGS. 1A and 1B Another disadvantage of the MOS capacitor shown in FIGS. 1A and 1B is that there is no isolation provided. Isolation is important for ICs used in wireless communications applications. High isolation, and in particular, high RF isolation, implies that devices can be spaced closer together without adjacent elements interacting with each other, and die size is minimized.
- the parasitic capacitance to substrate of the integrated MOS capacitor combined with poor isolation can, for example, lead to an amount of local oscillator (LO) signal appearing at the output of the receiver and effectively be transmitted at the antenna.
- LO local oscillator
- Wireless regulatory authorities limit the amount of spurious signal that can be radiated by the receiver, so limiting the amount of LO radiation is necessary to meet these specifications.
- MOS capacitor shown in FIGS. 1A and 1B requires a significant amount of silicon area to make a large capacitor, i.e. a capacitor with a high capacitance value.
- the present invention provides an integrated circuit capacitor.
- the capacitor includes a silicon-on-insulator (SOI) substrate and a doped epitaxial layer of a first conductivity type formed on the SOI substrate.
- the doped epitaxial layer is used as a first plate of the integrated circuit capacitor.
- a gate oxide layer is formed on the doped epitaxial layer and is used as a dielectric layer of the integrated circuit capacitor.
- a polysilicon gate is formed on the gate oxide layer and is used as a second plate of the integrated circuit capacitor.
- the present invention also provides an integrated circuit capacitor that includes a substrate and an insulating layer formed on the substrate.
- a buried layer is formed on the insulating layer, and an epitaxial layer of a first conductivity type formed on the buried layer.
- a local oxidation silicon layer is formed on the epitaxial layer that surrounds a first selected surface area of the epitaxial layer.
- a collector is implanted into the epitaxial layer in the first selected surface area of the epitaxial layer.
- a gate oxide layer is formed on a first portion of the collector, and a polysilicon gate is formed on the gate oxide layer and a first portion of the local oxidation silicon layer.
- the present invention also provides a method of forming an integrated circuit capacitor.
- the method includes: establishing a silicon-on-insulator (SOI) substrate having an insulating layer formed on a substrate; forming a buried layer on the insulating layer; forming an epitaxial layer of a first conductivity type on the buried layer; forming a local oxidation silicon layer on the epitaxial layer that surrounds a first selected surface area of the epitaxial layer; implanting a collector into the epitaxial layer in the first selected surface area of the epitaxial layer; forming a gate oxide layer on the collector; and forming a polysilicon gate on the gate oxide layer and a first portion of the local oxidation silicon layer.
- SOI silicon-on-insulator
- FIGS. 1A, 1 B, 2 A and 2 B are top plan views and cross-sectional views illustrating conventional integrated circuit capacitors.
- FIG. 3 is a top plan view illustrating an integrated circuit capacitor in accordance with the present invention.
- FIG. 4 is a cross-sectional view illustrating the integrated circuit capacitor of FIG. 3 taken along line 4 — 4 .
- FIGS. 5, 6 , 7 , 8 , 9 , 10 , 11 , 12 and 13 are cross-sectional views illustrating a method in accordance with the present invention of manufacturing the integrated circuit capacitor shown in FIGS. 3 and 4.
- FIG. 14 is a cross-sectional view of semiconductor devices fabricated using a silicon-on-insulator (SOI) process technology.
- SOI silicon-on-insulator
- FIG. 15 is a flow diagram illustrating the process steps used to fabricate the semiconductor devices shown in FIG. 14 .
- the capacitor 100 has a low parasitic capacitance to substrate, high isolation, and a high capacitance per unit area, thus overcoming the disadvantages of the MOS capacitor of FIGS. 1A and 1B.
- the capacitor 100 also has a high quality factor, or “Q”.
- the capacitor 100 includes an isolation trench 104 to provide isolation for the capacitor 100 .
- the isolation trench 104 may be filled with silicon oxide SiO 2 or some other material, such as for example, oxide/polysilicon.
- Dielectric trench isolation structures provide lateral barriers between circuit elements. It should be understood that additional isolation trenches may be included in the SOI substrate 102 to provide additional isolation. Other isolation schemes may also-be employed, such as for example, guard rings. Guard rings are substrate contacts that enclose the area to be isolated. These techniques isolate signals and minimize the undesired coupling that would otherwise limit performance for closely spaced adjacent circuit elements.
- An example of an isolation scheme that may be used in the present invention is the isolation
- the capacitor 100 is preferably fabricated on a silicon-on-insulator (SOI) substrate 102 , but it should be understood that the teachings of the present invention can be applied to non-SOI substrates as well.
- SOI silicon-on-insulator
- an insulating layer separates circuit devices from the solid silicon substrate.
- An example of one particular SOI technology that may be used is the bonded SOI BiCMOS process technology that is available from Hitachi Ltd. of Japan, and specifically, the Hitachi Ltd. Device Development Center in Tokyo, Japan.
- This SOI BiCMOS process technology is also described in U.S. Pat. No. 5,661,329 entitled “Semiconductor Integrated Circuit Device Including An Improved Separating Groove Arrangement”, U.S. Pat. No.
- Hitachi SOI process is just one example of an SOI process that may be used and that other SOI processes may be used in accordance with the present invention.
- the capacitor 100 includes an isolation trench 104 to provide isolation for the capacitor 100 .
- the isolation trench 104 may be filled with silicon oxide SiO 2 or some other material, such as for example, oxide/polysilicon.
- Dielectric trench isolation structures provide lateral barriers between circuit elements. It should be understood that additional isolation trenches may be included in the SOI substrate 102 to provide additional isolation. Other isolation schemes may also-be employed, such as for example, guard rings. Guard rings are substrate contacts that enclose the area to be isolated. These techniques isolate signals and minimize the undesired coupling that would otherwise limit performance for closely spaced adjacent circuit elements.
- An example of an isolation scheme that may be used in the present invention is the isolation scheme described in U.S. application Ser. No. 09/255,747, filed Feb.
- the capacitor 100 generally includes trench 104 isolation, an n-type: buried layer 110 , an n-type collector 112 implanted in the epitaxial region 114 , and a gate oxide capacitor.
- the SOI substrate 102 includes a silicon support substrate 106 and an insulating layer 108 that separates the capacitor 100 from the silicon support substrate 106 .
- the support substrate 106 may be formed of a p ⁇ -type semiconductor substrate of a silicon single crystal
- the insulating layer 108 may be formed of a silicon oxide film, also referred to as SOI oxide.
- the support substrate 106 is preferably formed of a high resistivity (or high Z) substrate having a high ohmn per centimeter rating, such as for example, a 1 K ⁇ per centimeter substrate. While a 1 K ⁇ per centimeter substrate performs very well, it should be understood that a substrate is considered herein to be a high resistivity (or high Z) substrate if it has an ohm per centimeter rating above approximately 100 ⁇ per centimeter.
- NBL n-type buried layer
- CN n-type collector
- a local oxidation silicon layer 116 (“LOCOS”) is formed on the epitaxial layer 114 and surrounds a selected surface area of the epitaxial layer 114 where the collector 112 is implanted.
- the isolation trench 104 is formed in the epitaxial layer 114 and the buried layer 110 and extends to the insulating layer 108 .
- the isolation trench 104 also surrounds the selected surface area of the epitaxial layer 114 where the collector 112 is implanted.
- a gate oxide layer 118 is formed on the collector 112 , and a polysilicon gate 120 is formed on the gate oxide layer 118 .
- the polysilicon gate 120 extends beyond the selected surface area of the epitaxial layer 114 where the collector 112 is implanted and over a portion of the LOCOS 116 .
- a first metal contact 122 is made to the exposed portion of the collector 112 , and a second metal contact 124 is made to the polysilicon gate 120 . Finally, a phosphorus-doped oxide 126 (P-glass) is deposited on the wafer.
- P-glass phosphorus-doped oxide
- the collector 112 i.e., the highly doped portion of the epitaxial layer 114
- the polysilicon gate 120 is used as a second plate of the capacitor 100
- the gate oxide layer 118 is used as a dielectric layer of the capacitor 100 .
- the use of SOI helps to provide excellent RF isolation.
- the insulating layer 108 i.e., the SOI oxide, provides additional RF isolation.
- the use of a high resistivity (or high Z) substrate 106 improves RF isolation by making the substrate 106 a high resistance path for RF power. Any leaking RF power will prefer the path of least resistance which will not be the substrate 106 if a high Z substrate is used.
- the insulating layer 108 underneath the capacitor 100 structure provides insulation from the support substrate 106 , and thus, reduces the parasitic capacitance caused by the substrate 106 .
- the high resistivity of the support substrate 106 also helps to reduce the parasitic capacitance caused by the substrate 106 .
- the highly doped collector 112 under the gate oxide layer 118 reduces the series resistance of the capacitor 100 . This reduced series resistance increases the Q, or quality factor, of the capacitor 100 .
- Q is defined as the ratio of stored energy to dissipated energy per alternating current cycle
- Q is defined as the ratio of capacitive reactance to series resistance.
- the highly doped collector 112 has a small impact on junction capacitance Cjs. This is because Cjs is dominated by the oxide in the trench 104 surrounding the collector 112 .
- the substrate 106 if a high resistivity or “high Z” (e.g. 1 K ⁇ cm) substrate, contributes less to Cjs than standard resistivity (10-300 ⁇ cm) material.
- high Z e.g. 1 K ⁇ cm
- RF power will take the path of least resistance through the lower resistivity epitaxial layer 114 . This RF power is then blocked by isolation trench 104 .
- the Cjs (with a high Z substrate) is now dominated by isolation trench 104 , the majority of RF power that leaks will go out the side as opposed to the substrate 106 .
- the capacitor 100 has a higher capacitance per unit area than conventional metal to metal or metal to polysilicon capacitors because the capacitor dielectric is made of gate oxide which is grown very thin as opposed to the dielectrics between two metal layers or a metal layer and a polysilicon layer. This high capacitance per unit area results in the capacitor 100 being a high density capacitor.
- the support substrate 106 is prepared and formed with the insulating layer 108 over its main surface.
- the insulating layer 108 may be formed, for example, of a silicon oxide film. This silicon oxide film may be formed by thermally oxidizing the support substrate 106 .
- a semiconductor substrate (not shown) is laid over the main surface of the insulating layer 108 .
- the semiconductor substrate is adhered to the insulating layer 108 by a heat treatment, following which, the semiconductor substrate has its upper surface etched by a polishing treatment to have its thickness reduced.
- the semiconductor substrate thus thinned is doped all over its main surface with an n-type impurity by, for example, ion implantation. After this, the semiconductor substrate is thermally diffused to form the n+-type buried layer 110 .
- Anisotropic etching such as Reactive Ion Etching (RIE), may be used to etch the NBL 110 to form the structure shown in FIG. 6 .
- RIE Reactive Ion Etching
- the n 31 -type epitaxial layer 114 is grown by epitaxial growth all over the surface of the NBL 110 .
- the NBL 110 has its n-type impurity slightly diffused into the n ⁇ -type epitaxial layer 114 .
- the epitaxial layer 114 and the NBL (buried layer) 110 are examples of additional semiconductor layers that may be formed on the insulating layer 108 .
- the local oxidation silicon layer (LOCOS oxidation) 116 is formed on the epitaxial layer 114 .
- the LOCOS 116 is formed by thermally oxidizing the main surface of the epitaxial layer 114 .
- the LOCOS 116 surrounds a selected surface area of the epitaxial layer 114 .
- the n-type collector (CN) 112 is implanted into the epitaxial layer 114 .
- the selected surface area (region) 112 may be selectively doped with an n-type impurity (e.g., phosphor) by ion implantation. Thermal diffusion is carried out to form the n-type collector 112 in the epitaxial layer 114 .
- the collector 112 is preferably heavily doped. Heavily doped generally implies doping concentrations of greater than 10 18 cm ⁇ 3 . It should be understood that the collector 112 may alternatively be formed from p-type material.
- the trench 104 is formed by anisotropic etching, such as for example RIE. Specifically, the trench 104 extends from the main surface of the epitaxial layer 114 and the LOCOS 116 to the insulating layer 108 .
- a photoresist 128 may be used as a mask for the etching. Alternatively, a hard mask may be used as a mask for the etching in place of the photoresist 128 . After the photoresist 128 is removed, an insulator is buried in the trench 104 .
- This insulator is formed, for example, by depositing a silicon oxide film all over the main surface of the epitaxial layer 114 by the CVD method and by etching back the whole surface of the silicon oxide film. An etch-back is carried out as thick as the deposited silicon oxide film to bury the trench 104 with the silicon oxide. The silicon oxide film is over-etched off except from the inside of the trench 104 .
- the trench 104 could also be filled with other materials, such as for example, oxide/polysilicon.
- the gate oxide layer 118 is formed on the collector 112 . Specifically, a thin gate oxide layer 118 is grown over the surface of the collector 112 .
- the polysilicon gate 120 is then formed on the gate oxide layer 118 as shown in FIG. 12 .
- the gate 120 is formed by depositing a polysilicon layer and then heavily doping it by diffusion or implantation of phosphorus.
- the gate 120 is then patterned such that it extends over a portion of the LOCOS 116 .
- the gate polysilicon extends over the LOCOS oxide so that ohmic contact can be made to the polysilicon. This step also.results in patterning of the gate oxide layer 118 such that a surface area 130 of the collector 112 is exposed.
- a phosphorus-doped oxide 126 (P-glass) is deposited over the entire wafer and is flowed by heating the wafer to give a smooth surface topography.
- Contact windows are then defined and etched in the P-glass 126 .
- One contact window is made over the gate 120 in the area over the LOCOS 116 , and another window is made over the collector 112 in the area of the exposed portion 130 .
- Metal, such as aluminum, is then deposited and patterned to form the metal contacts 122 , 124 shown in FIG. 4 .
- the metal contact 122 is made to the exposed portion 130 of the collector 112
- the metal contact 124 is made to the polysilicon gate 120 .
- the integrated circuit capacitor 100 is particularly useful in, for example, RF applications and may be used as a component in low pass filter (LPF) circuits.
- LPF low pass filter
- the capacitor 100 's high density, high isolation, and high Q makes it particularly well-suited for these applications.
- the silicon-on-insulator (SOI) BICMOS process technology mentioned above that is available from Hitachi Ltd. of Japan, and specifically, the Hitachi Ltd. Device Development Center in Tokyo, Japan, has many characteristics that are preferable to alternative technologies. There are also several features that make it particularly well-suited to RF applications.
- SOI the insulating layer separates circuit devices from the solid silicon substrate.
- a trench isolation structure may also be used which provides a lateral barrier between circuit elements. These features isolate signals and minimize the undesired coupling that would otherwise limit performance.
- parasitic effects also limit the speed at which a circuit can operate, ICs made with SOI offer exceptional high-frequency operation while minimizing power dissipation.
- the isolating properties of the SOI technology allow more functions to be packed into a smaller area. These characteristics translate into advantages in performance, battery life, and size for the end product.
- FIG. 14 there is illustrated a cross-section of the ECL-CMOS process technology discussed in the paper entitled “A 0.35 ⁇ m ECL-CMOS Process Technology on SOI for 1 ns Mega-bits. SRAM's with 40 ps Gate Array” mentioned above.
- FIG. 15 illustrates the general process steps discussed in that same paper.
- FIG. 14 shows the cross-sectional view of a 0.35 ⁇ m ECL-CMOS process technology.
- a bipolar transistor, 1 bit CMOS memory cell and poly resistor are shown.
- Three key technologies adopted for this device are SOI substrate, trench isolation and the IDP (In-situ phosphorus doped polysilicon) emitter technology.
- the bipolar transistor includes double polysilicon self-aligned structure with IDP emitter and the pedestal collector. IDP can avoid the plug effects which causes f r degradation in a small size emitter.
- n+ buried layer for the Vcc line and a trench isolation combined with LOCOS are used.
- the fabrication process begins in step 400 with the SOI substrate.
- the starting material is a SOI substrate with 1.5 ⁇ m thick Si layer and 0.5 ⁇ m buried oxide layer.
- the buried layer is formed in step 402 , and the epitaxial layer is formed in step 404 . Only n 30 region is prepared for a buried layer. The voltage drop of buried Vcc line is small enough by reducing sheet resistance of the n + layer down to about 45 g/square.
- a 0.7 ⁇ m thick epitaxial layer is grown.
- the LOCOS is formed in step 406 , and the trench isolation is formed in step 408 .
- the thickness of LOCOS oxidation is 0.4 ⁇ m.
- the trench is formed after LOCOS oxidation.
- the width of the trench is 0.4 ⁇ m. It is filled and planarized with CVD oxide film.
- the N-wells and P-wells are formed in steps 410 , 412 , respectively.
- the n-well and p-well are formed by high-energy implantation through LOCOS with two masks. Channel implantation is performed simultaneously to control threshold voltage Vth of NMOS and PMOS.
- the gate is formed in step 414 , and the source and collector is formed in step 416 .
- Gate electrodes are formed by Wsi 2 /polysilicon structure. The thickness of gate oxide is 9 nm. After the gate patterning, the source and drain region is formed.
- the base is formed in steps 418 , 420 , and the emitter is formed in step 422 .
- the base and emitter of the bipolar are fabricated by the self-aligned process.
- Base polysilicon is deposited and a hole is formed in the emitter region.
- intrinsic base implantation and pedestal collector implantation are carried out.
- the emitter electrode and shallow emitter were fabricated simultaneously using IDP technology with rapid thermal annealing (RTA) at 950° C.
- RTA rapid thermal annealing
- An SOG etch-back technique is used for planarization after PSG deposition and a contract hold formation is followed in step 424 .
- six layers of metalization is performed in step 426 .
Abstract
Description
Claims (12)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/272,822 US6627954B1 (en) | 1999-03-19 | 1999-03-19 | Integrated circuit capacitor in a silicon-on-insulator integrated circuit |
AU39008/00A AU3900800A (en) | 1999-03-19 | 2000-03-17 | Integrated circuit capacitor in a silicon-on-insulator integrated circuit |
PCT/US2000/007321 WO2000057484A1 (en) | 1999-03-19 | 2000-03-17 | Integrated circuit capacitor in a silicon-on-insulator integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/272,822 US6627954B1 (en) | 1999-03-19 | 1999-03-19 | Integrated circuit capacitor in a silicon-on-insulator integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
US6627954B1 true US6627954B1 (en) | 2003-09-30 |
Family
ID=23041460
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/272,822 Expired - Lifetime US6627954B1 (en) | 1999-03-19 | 1999-03-19 | Integrated circuit capacitor in a silicon-on-insulator integrated circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US6627954B1 (en) |
AU (1) | AU3900800A (en) |
WO (1) | WO2000057484A1 (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030222704A1 (en) * | 2002-05-30 | 2003-12-04 | Nec Compound Semiconductor Devices, Ltd. | Semiconductor switch apparatus including isolated MOS transistors |
US20050104176A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature electronic devices |
US20050103980A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature imaging device |
US20050104104A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature memory device |
US20050152658A1 (en) * | 2004-01-12 | 2005-07-14 | Honeywell International Inc. | Silicon optical device |
EP1560269A1 (en) * | 2004-01-30 | 2005-08-03 | Alcatel | MOS capacitor in an integrated semiconductor circuit |
US20050175973A1 (en) * | 2004-02-05 | 2005-08-11 | Miller David E. | Textbook with supplemental multimedia capability |
US20050214989A1 (en) * | 2004-03-29 | 2005-09-29 | Honeywell International Inc. | Silicon optoelectronic device |
US7098751B1 (en) | 2004-08-27 | 2006-08-29 | National Semiconductor Corporation | Tunable capacitance circuit for voltage control oscillator |
US7112975B1 (en) * | 2003-03-26 | 2006-09-26 | Cypress Semiconductor Corporation | Advanced probe card and method of fabricating same |
US20060244061A1 (en) * | 2005-04-27 | 2006-11-02 | International Business Machines Corporation | Integrated circuit (ic) with high-q on-chip discrete capacitors |
US20070101927A1 (en) * | 2005-11-10 | 2007-05-10 | Honeywell International Inc. | Silicon based optical waveguide structures and methods of manufacture |
US20070221995A1 (en) * | 2006-03-23 | 2007-09-27 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US20070242276A1 (en) * | 2006-04-18 | 2007-10-18 | Honeywell International, Inc. | Optical resonator gyro with external cavity beam generator |
US20070263224A1 (en) * | 2006-05-15 | 2007-11-15 | Honeywell International, Inc. | Integrated optical rotation sensor and method for sensing rotation rate |
US20070274655A1 (en) * | 2006-04-26 | 2007-11-29 | Honeywell International Inc. | Low-loss optical device structure |
US7362443B2 (en) | 2005-11-17 | 2008-04-22 | Honeywell International Inc. | Optical gyro with free space resonator and method for sensing inertial rotation rate |
US20080110019A1 (en) * | 2004-03-26 | 2008-05-15 | Nulty James E | Probe card and method for constructing same |
US7454102B2 (en) | 2006-04-26 | 2008-11-18 | Honeywell International Inc. | Optical coupling structure |
US20090143043A1 (en) * | 2005-03-29 | 2009-06-04 | Yasunobu Yoshizaki | Semiconductor integrated circuit |
US20090146210A1 (en) * | 2007-12-10 | 2009-06-11 | Newport Fab, Llc Dba Jazz Semiconductor | Semiconductor on insulator (SOI) structure and method for fabrication |
US20090250784A1 (en) * | 2008-04-08 | 2009-10-08 | Texas Instruments Incorporated | Structure and method for elimination of process-related defects in poly/metal plate capacitors |
US20090251960A1 (en) * | 2008-04-07 | 2009-10-08 | Halliburton Energy Services, Inc. | High temperature memory device |
USRE41368E1 (en) * | 1999-08-31 | 2010-06-08 | Panasonic Corporation | High voltage SOI semiconductor device |
US7906982B1 (en) | 2006-02-28 | 2011-03-15 | Cypress Semiconductor Corporation | Interface apparatus and methods of testing integrated circuits using the same |
US20110062555A1 (en) * | 2009-09-14 | 2011-03-17 | International Business Machines Incorporated | Semiconductor structure having varactor with parallel dc path adjacent thereto |
US9759772B2 (en) | 2011-10-28 | 2017-09-12 | Teradyne, Inc. | Programmable test instrument |
US10776233B2 (en) | 2011-10-28 | 2020-09-15 | Teradyne, Inc. | Programmable test instrument |
US11437406B2 (en) | 2019-12-20 | 2022-09-06 | Globalfoundries Singapore Pte. Ltd. | Semiconductor device having a capacitive structure and method of forming the same |
US11488743B2 (en) * | 2017-11-10 | 2022-11-01 | HKC Corporation Limited | Flexible flat cable and display panel |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2323229A1 (en) | 1975-09-04 | 1977-04-01 | Westinghouse Electric Corp | SEMICONDUCTOR MOS |
US5144308A (en) | 1991-05-21 | 1992-09-01 | At&T Bell Laboratories | Idle channel tone and periodic noise suppression for sigma-delta modulators using high-level dither |
US5241211A (en) * | 1989-12-20 | 1993-08-31 | Nec Corporation | Semiconductor device |
US5279978A (en) | 1990-08-13 | 1994-01-18 | Motorola | Process for making BiCMOS device having an SOI substrate |
JPH0653422A (en) | 1992-07-28 | 1994-02-25 | Hitachi Ltd | Semiconductor integrated circuit device and fabrication thereof |
US5294823A (en) | 1990-10-11 | 1994-03-15 | Texas Instruments Incorporated | SOI BICMOS process |
US5424739A (en) | 1993-12-21 | 1995-06-13 | At&T Corp. | Device and method for digitally shaping the quantization noise of an N-bit digital signal, such as for digital-to-analog conversion |
US5430317A (en) | 1992-09-17 | 1995-07-04 | Hitachi, Ltd. | Semiconductor device |
US5449953A (en) | 1990-09-14 | 1995-09-12 | Westinghouse Electric Corporation | Monolithic microwave integrated circuit on high resistivity silicon |
US5498885A (en) | 1994-09-26 | 1996-03-12 | Northern Telecom Limited | Modulation circuit |
JPH08241999A (en) | 1995-03-02 | 1996-09-17 | Hitachi Ltd | Semiconductor device and fabrication thereof |
US5578970A (en) | 1993-03-19 | 1996-11-26 | Nguyen; Thai M. | BICMOS monolithic microwave oscillator using negative resistance cell |
WO1997002602A1 (en) | 1995-07-04 | 1997-01-23 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of production thereof |
US5619069A (en) | 1994-03-18 | 1997-04-08 | Hitachi, Ltd. | Bipolar device and production thereof |
US5621239A (en) * | 1990-11-05 | 1997-04-15 | Fujitsu Limited | SOI device having a buried layer of reduced resistivity |
US5661329A (en) | 1993-12-09 | 1997-08-26 | Hitachi, Ltd. | Semiconductor integrated circuit device including an improved separating groove arrangement |
US5684482A (en) | 1996-03-06 | 1997-11-04 | Ian A. Galton | Spectral shaping of circuit errors in digital-to-analog converters |
US5745061A (en) | 1995-07-28 | 1998-04-28 | Lucent Technologies Inc. | Method of improving the stability of a sigma-delta modulator employing dither |
US5747846A (en) * | 1993-11-25 | 1998-05-05 | Nippondenso Co., Ltd. | Programmable non-volatile memory cell |
US5773340A (en) | 1994-12-01 | 1998-06-30 | Hitachi, Ltd. | Method of manufacturing a BIMIS |
US5920108A (en) * | 1995-06-05 | 1999-07-06 | Harris Corporation | Late process method and apparatus for trench isolation |
US5952694A (en) * | 1991-11-20 | 1999-09-14 | Canon Kabushiki Kaisha | Semiconductor device made using processing from both sides of a workpiece |
US6172378B1 (en) * | 1999-05-03 | 2001-01-09 | Silicon Wave, Inc. | Integrated circuit varactor having a wide capacitance range |
-
1999
- 1999-03-19 US US09/272,822 patent/US6627954B1/en not_active Expired - Lifetime
-
2000
- 2000-03-17 WO PCT/US2000/007321 patent/WO2000057484A1/en active Application Filing
- 2000-03-17 AU AU39008/00A patent/AU3900800A/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2323229A1 (en) | 1975-09-04 | 1977-04-01 | Westinghouse Electric Corp | SEMICONDUCTOR MOS |
US5241211A (en) * | 1989-12-20 | 1993-08-31 | Nec Corporation | Semiconductor device |
US5279978A (en) | 1990-08-13 | 1994-01-18 | Motorola | Process for making BiCMOS device having an SOI substrate |
US5449953A (en) | 1990-09-14 | 1995-09-12 | Westinghouse Electric Corporation | Monolithic microwave integrated circuit on high resistivity silicon |
US5294823A (en) | 1990-10-11 | 1994-03-15 | Texas Instruments Incorporated | SOI BICMOS process |
US5621239A (en) * | 1990-11-05 | 1997-04-15 | Fujitsu Limited | SOI device having a buried layer of reduced resistivity |
US5144308A (en) | 1991-05-21 | 1992-09-01 | At&T Bell Laboratories | Idle channel tone and periodic noise suppression for sigma-delta modulators using high-level dither |
US5952694A (en) * | 1991-11-20 | 1999-09-14 | Canon Kabushiki Kaisha | Semiconductor device made using processing from both sides of a workpiece |
JPH0653422A (en) | 1992-07-28 | 1994-02-25 | Hitachi Ltd | Semiconductor integrated circuit device and fabrication thereof |
US5430317A (en) | 1992-09-17 | 1995-07-04 | Hitachi, Ltd. | Semiconductor device |
US5578970A (en) | 1993-03-19 | 1996-11-26 | Nguyen; Thai M. | BICMOS monolithic microwave oscillator using negative resistance cell |
US5747846A (en) * | 1993-11-25 | 1998-05-05 | Nippondenso Co., Ltd. | Programmable non-volatile memory cell |
US5661329A (en) | 1993-12-09 | 1997-08-26 | Hitachi, Ltd. | Semiconductor integrated circuit device including an improved separating groove arrangement |
US5424739A (en) | 1993-12-21 | 1995-06-13 | At&T Corp. | Device and method for digitally shaping the quantization noise of an N-bit digital signal, such as for digital-to-analog conversion |
US5643805A (en) | 1994-03-18 | 1997-07-01 | Hitachi, Ltd. | Process for producing a bipolar device |
US5619069A (en) | 1994-03-18 | 1997-04-08 | Hitachi, Ltd. | Bipolar device and production thereof |
US5498885A (en) | 1994-09-26 | 1996-03-12 | Northern Telecom Limited | Modulation circuit |
US5773340A (en) | 1994-12-01 | 1998-06-30 | Hitachi, Ltd. | Method of manufacturing a BIMIS |
JPH08241999A (en) | 1995-03-02 | 1996-09-17 | Hitachi Ltd | Semiconductor device and fabrication thereof |
US5920108A (en) * | 1995-06-05 | 1999-07-06 | Harris Corporation | Late process method and apparatus for trench isolation |
WO1997002602A1 (en) | 1995-07-04 | 1997-01-23 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of production thereof |
US5745061A (en) | 1995-07-28 | 1998-04-28 | Lucent Technologies Inc. | Method of improving the stability of a sigma-delta modulator employing dither |
US5684482A (en) | 1996-03-06 | 1997-11-04 | Ian A. Galton | Spectral shaping of circuit errors in digital-to-analog converters |
US6172378B1 (en) * | 1999-05-03 | 2001-01-09 | Silicon Wave, Inc. | Integrated circuit varactor having a wide capacitance range |
Non-Patent Citations (11)
Title |
---|
Bluetooth Special Interest Group website http://www.bluetooth.com; "Bluetooth-Document Page", including "Technology Overview", "Radio", "Baseband", "Link Management", "Software Framework", "PC General", "Telephone", "Others"; Date Unknown; pp. 1-10. |
Durec, Jeff, "An Integrated Silicon Bipolar Receiver Subsystem for 900-Mhz ISM Band Applications" IEEE Journal of Solid State Circuits 33(9):1352-1372 (Sep. 1998). |
Hashimoto et al., "A 6-mu m<2 >bipolar transistor using 0.25- mu m process technology for high-speed applications" IEEE Proceedings of the Bipolar BiCMOS Circuits and Technology Meeting:152-155 (Sep. 1998). |
Hashimoto et al., "A 6-μ m2 bipolar transistor using 0.25- μ m process technology for high-speed applications" IEEE Proceedings of the Bipolar BiCMOS Circuits and Technology Meeting:152-155 (Sep. 1998). |
IEEE Personal Communications, "Figure 3. A Wireless-enhanced scenario for PCCAs", Dec. 1998, p. 1. |
Kikuchi et al., "A 0.35mum ECL-CMOS Process Technology on SOI for 1ns Mega-bits SRAM's with 40ps Gate Array" International Electronic Devices Meeting Technical Digest 95:923-926 (Dec. 1995). |
Kikuchi et al., "A 0.35μm ECL-CMOS Process Technology on SOI for 1ns Mega-bits SRAM's with 40ps Gate Array" International Electronic Devices Meeting Technical Digest 95:923-926 (Dec. 1995). |
Kumamoto, Toshio, et al., "An SOI/CMOS Flash A/D Converter", Electronics & Communications in Japan, Part II-Electronics, US. Scripta Technica., New York, Nov. 1, 1989, pp. 30-37. |
Sze, S.M., Semiconductor Devices, Physics and Technology. New Jersey, John Wiley & Sons, 1985., p. 468-472. ISBN 0-471-87424-8. |
U.S. patent application Ser. No. 09/216,040, Brown et al., filed Dec. 18, 1998. |
U.S. patent application Ser. No. 09/255,747, Seefeldt, Feb. 23, 1999. |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE41368E1 (en) * | 1999-08-31 | 2010-06-08 | Panasonic Corporation | High voltage SOI semiconductor device |
US6836172B2 (en) * | 2002-05-30 | 2004-12-28 | Nec Compound Semiconductor Devices, Ltd. | Semiconductor switch apparatus including isolated MOS transistors |
US20030222704A1 (en) * | 2002-05-30 | 2003-12-04 | Nec Compound Semiconductor Devices, Ltd. | Semiconductor switch apparatus including isolated MOS transistors |
US7112975B1 (en) * | 2003-03-26 | 2006-09-26 | Cypress Semiconductor Corporation | Advanced probe card and method of fabricating same |
US7017662B2 (en) | 2003-11-18 | 2006-03-28 | Halliburton Energy Services, Inc. | High temperature environment tool system and method |
US20050104176A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature electronic devices |
US20050103980A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature imaging device |
US20050104104A1 (en) * | 2003-11-18 | 2005-05-19 | Halliburton Energy Services, Inc. | High temperature memory device |
US20050150691A1 (en) * | 2003-11-18 | 2005-07-14 | Halliburton Energy Services, Inc. | High temperature environment tool system and method |
US7442932B2 (en) | 2003-11-18 | 2008-10-28 | Halliburton Energy Services, Inc. | High temperature imaging device |
US7301223B2 (en) | 2003-11-18 | 2007-11-27 | Halliburton Energy Services, Inc. | High temperature electronic devices |
US7672558B2 (en) | 2004-01-12 | 2010-03-02 | Honeywell International, Inc. | Silicon optical device |
US20050152658A1 (en) * | 2004-01-12 | 2005-07-14 | Honeywell International Inc. | Silicon optical device |
US20050167781A1 (en) * | 2004-01-30 | 2005-08-04 | Alcatel | MOS technology capacitor and integrated semiconductor circuit |
EP1560269A1 (en) * | 2004-01-30 | 2005-08-03 | Alcatel | MOS capacitor in an integrated semiconductor circuit |
US20050175973A1 (en) * | 2004-02-05 | 2005-08-11 | Miller David E. | Textbook with supplemental multimedia capability |
US7685705B2 (en) | 2004-03-26 | 2010-03-30 | Cypress Semiconductor Corporation | Method of fabricating a probe card |
US20080110019A1 (en) * | 2004-03-26 | 2008-05-15 | Nulty James E | Probe card and method for constructing same |
US20050214989A1 (en) * | 2004-03-29 | 2005-09-29 | Honeywell International Inc. | Silicon optoelectronic device |
US7098751B1 (en) | 2004-08-27 | 2006-08-29 | National Semiconductor Corporation | Tunable capacitance circuit for voltage control oscillator |
US8385875B2 (en) * | 2005-03-29 | 2013-02-26 | Renesas Electronics Corporation | Semiconductor integrated circuit |
US20090143043A1 (en) * | 2005-03-29 | 2009-06-04 | Yasunobu Yoshizaki | Semiconductor integrated circuit |
US20080035977A1 (en) * | 2005-04-27 | 2008-02-14 | International Business Machines Corporation | Integrated circuit (ic) with high-q on-chip discrete capacitors |
US7345334B2 (en) * | 2005-04-27 | 2008-03-18 | International Business Machines Corporation | Integrated circuit (IC) with high-Q on-chip discrete capacitors |
US20060244061A1 (en) * | 2005-04-27 | 2006-11-02 | International Business Machines Corporation | Integrated circuit (ic) with high-q on-chip discrete capacitors |
US20070101927A1 (en) * | 2005-11-10 | 2007-05-10 | Honeywell International Inc. | Silicon based optical waveguide structures and methods of manufacture |
US7362443B2 (en) | 2005-11-17 | 2008-04-22 | Honeywell International Inc. | Optical gyro with free space resonator and method for sensing inertial rotation rate |
US7906982B1 (en) | 2006-02-28 | 2011-03-15 | Cypress Semiconductor Corporation | Interface apparatus and methods of testing integrated circuits using the same |
US20070221995A1 (en) * | 2006-03-23 | 2007-09-27 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US7898032B2 (en) * | 2006-03-23 | 2011-03-01 | Renesas Electronics Corporation | Semiconductor device and a method of manufacturing the same |
US20070242276A1 (en) * | 2006-04-18 | 2007-10-18 | Honeywell International, Inc. | Optical resonator gyro with external cavity beam generator |
US7463360B2 (en) | 2006-04-18 | 2008-12-09 | Honeywell International Inc. | Optical resonator gyro with integrated external cavity beam generator |
US20070274655A1 (en) * | 2006-04-26 | 2007-11-29 | Honeywell International Inc. | Low-loss optical device structure |
US7454102B2 (en) | 2006-04-26 | 2008-11-18 | Honeywell International Inc. | Optical coupling structure |
US7535576B2 (en) | 2006-05-15 | 2009-05-19 | Honeywell International, Inc. | Integrated optical rotation sensor and method for sensing rotation rate |
US20070263224A1 (en) * | 2006-05-15 | 2007-11-15 | Honeywell International, Inc. | Integrated optical rotation sensor and method for sensing rotation rate |
US9412758B2 (en) * | 2007-12-10 | 2016-08-09 | Newport Fab, Llc | Semiconductor on insulator (SOI) structure with more predictable junction capacitance and method for fabrication |
US20090146210A1 (en) * | 2007-12-10 | 2009-06-11 | Newport Fab, Llc Dba Jazz Semiconductor | Semiconductor on insulator (SOI) structure and method for fabrication |
US20090251960A1 (en) * | 2008-04-07 | 2009-10-08 | Halliburton Energy Services, Inc. | High temperature memory device |
US20090250784A1 (en) * | 2008-04-08 | 2009-10-08 | Texas Instruments Incorporated | Structure and method for elimination of process-related defects in poly/metal plate capacitors |
US20110062555A1 (en) * | 2009-09-14 | 2011-03-17 | International Business Machines Incorporated | Semiconductor structure having varactor with parallel dc path adjacent thereto |
US8232624B2 (en) | 2009-09-14 | 2012-07-31 | International Business Machines Corporation | Semiconductor structure having varactor with parallel DC path adjacent thereto |
US8598683B2 (en) | 2009-09-14 | 2013-12-03 | International Business Machines Corporation | Semiconductor structure having varactor with parallel DC path adjacent thereto |
US9759772B2 (en) | 2011-10-28 | 2017-09-12 | Teradyne, Inc. | Programmable test instrument |
US10776233B2 (en) | 2011-10-28 | 2020-09-15 | Teradyne, Inc. | Programmable test instrument |
US11488743B2 (en) * | 2017-11-10 | 2022-11-01 | HKC Corporation Limited | Flexible flat cable and display panel |
US11437406B2 (en) | 2019-12-20 | 2022-09-06 | Globalfoundries Singapore Pte. Ltd. | Semiconductor device having a capacitive structure and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
WO2000057484A1 (en) | 2000-09-28 |
AU3900800A (en) | 2000-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6627954B1 (en) | Integrated circuit capacitor in a silicon-on-insulator integrated circuit | |
US6429502B1 (en) | Multi-chambered trench isolated guard ring region for providing RF isolation | |
US6096584A (en) | Silicon-on-insulator and CMOS-on-SOI double film fabrication process with a coplanar silicon and isolation layer and adding a second silicon layer on one region | |
US5670388A (en) | Method of making contacted body silicon-on-insulator field effect transistor | |
US6475838B1 (en) | Methods for forming decoupling capacitors | |
US7820519B2 (en) | Process of forming an electronic device including a conductive structure extending through a buried insulating layer | |
US4906587A (en) | Making a silicon-on-insulator transistor with selectable body node to source node connection | |
US6531351B2 (en) | Method for forming a CMOS circuit of GaAS/Ge on Si substrate | |
US4958213A (en) | Method for forming a transistor base region under thick oxide | |
US6984860B2 (en) | Semiconductor device with high frequency parallel plate trench capacitor structure | |
US8188543B2 (en) | Electronic device including a conductive structure extending through a buried insulating layer | |
US7705426B2 (en) | Integration of a SiGe- or SiGeC-based HBT with a SiGe- or SiGeC-strapped semiconductor device | |
US6133116A (en) | Methods of forming trench isolation regions having conductive shields therein | |
US8022496B2 (en) | Semiconductor structure and method of manufacture | |
US6759730B2 (en) | Bipolar junction transistor compatible with vertical replacement gate transistor | |
US7727848B2 (en) | Methods and semiconductor structures for latch-up suppression using a conductive region | |
US6355537B1 (en) | Method of providing radio frequency isolation of device mesas using guard ring regions within an integrated circuit device | |
US6083797A (en) | Buried shallow trench isolation and method for forming the same | |
US20050020003A1 (en) | Semiconductor process and integrated circuit | |
US5041887A (en) | Semiconductor memory device | |
US5079605A (en) | Silicon-on-insulator transistor with selectable body node to source node connection | |
US6051456A (en) | Semiconductor component and method of manufacture | |
US20030143786A1 (en) | Method of making an integrated photodetector | |
US6071763A (en) | Method of fabricating layered integrated circuit | |
US7345354B2 (en) | Increased quality factor of a varactor in an integrated circuit via a high conductive region in a well |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICON WAVE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEEFELDT, JAMES D.;REEL/FRAME:009846/0933 Effective date: 19990317 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: RFMD WPAN, INC., CALIFORNIA Free format text: MERGER;ASSIGNOR:SILICON WAVE, INC.;REEL/FRAME:015653/0932 Effective date: 20040524 |
|
AS | Assignment |
Owner name: RFMD WPAN, INC., CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECTLY LISTED PATENT NUMBERS 6,268,778; 6,310,387; 6,211,745; 6,172,378; 6,429,502; 6,355,537; AND 6,323,736 PREVIOUSLY RECORDED ON REEL 015653 FRAME 0932;ASSIGNOR:SILICON WAVE, INC.;REEL/FRAME:018590/0486 Effective date: 20040524 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RFMD WPAN, INC.;REEL/FRAME:019287/0952 Effective date: 20061215 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |