US6734095B2 - Method for producing cavities with submicrometer patterns in a semiconductor device using a freezing process liquid - Google Patents
Method for producing cavities with submicrometer patterns in a semiconductor device using a freezing process liquid Download PDFInfo
- Publication number
- US6734095B2 US6734095B2 US10/230,774 US23077402A US6734095B2 US 6734095 B2 US6734095 B2 US 6734095B2 US 23077402 A US23077402 A US 23077402A US 6734095 B2 US6734095 B2 US 6734095B2
- Authority
- US
- United States
- Prior art keywords
- layer
- ribs
- trenches
- process liquid
- cavities
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates to a method for producing cavities (air gaps), which are patterned in submicrometer dimensions, in an cavity layer of a semiconductor device using a freezing process liquid, and to a configuration which is fabricated by the method and has cavities, which have been patterned in submicrometer dimensions, in a semiconductor device.
- interconnects are capacitively coupled to one another both within an interconnect layer (intralevel) and between different interconnect layers (interlevel). Capacitive coupling between interconnects of this nature leads to crosstalk and lengthened signal propagation times.
- the interconnects are decoupled from one another as best they can be by keeping the capacitance between them at as low a level as possible. For a given spacing between two interconnects, this requires the material between the interconnects to have the lowest possible permittivity. Gaseous substances, i.e. air, have a virtually optimal permittivity of almost 1 at standard pressure, while the permittivity of solids is generally much higher.
- the ribs of the process layer may be interconnects.
- the trenches in the process layer are as yet uncovered cavities. Accordingly, an interconnect layer is one possible (but not the only) embodiment of a cavity layer which results from the process layer.
- the trenches are filled with porous materials, such as xerogels or aerogels, and are then covered with a covering layer made from a dielectric.
- porous materials such as xerogels or aerogels
- the air which is enclosed in the pores reduces the overall permittivity of the material between the interconnects.
- Porous materials of this type are currently in the evaluation phase.
- Drawbacks of the method are the water uptake on account of the capillary effect in open-pored structures, and the relatively long process times. Furthermore, filling the cavities with xerogel and aerogel material increases the permittivity of the air gaps compared to a pure air filling.
- aerogels as dielectrics with a low permittivity is described, for example, in the reference titled “The Effect Of Sol Viscosity On The Sol-Gel Derived Low-Density SiO 2 Xerogel Film For Intermetal Dielectric Application”, Thin Solid Films, vol. 332, p. 449-454, 1998.
- a second method is for trenches to be covered by conventional SiO 2 chemical vapor deposition (CVD) processes with a high deposition rate.
- CVD chemical vapor deposition
- a first variant of a method of this type is described in the reference by B. P. Shieh, et al., titled “Air-Gap Formation During IMD Deposition to Lower Interconnect Capacitance”, IEEE Electron Device Letters, Vol. 19, No. 1, pp. 16-18, January 1998.
- cavities produced in this way extend into the covering SiO 2 layer (formation of small hats).
- CMP chemical mechanical polishing
- the cavities below can be opened up, and adjacent interconnects can be short-circuited by subsequent metallization in the opened cavities. If the SiO 2 layer is deposited in a size that is such that it rules out subsequent opening of the cavities, the problem is then of making contact with interconnects below it through sufficiently deep vias.
- the trenches are covered using a two-stage process.
- SiO 2 is deposited on the horizontal surfaces of the ribs using a plasma enhanced chemical vapor deposition (PECVD) process.
- PECVD plasma enhanced chemical vapor deposition
- Narrow trenches are covered by the SiO 2 that grows on the surfaces of the ribs on both sides of the trenches.
- PECVD plasma enhanced chemical vapor deposition
- wider trenches are filled with SiO 2 and narrow trenches are sealed with SiO 2 .
- spin-on materials are used to cover the cavities between the interconnects.
- the drawback of the method is the subsequent flow of the materials into the cavities.
- a fourth method is described in International Patent Disclosure WO 97/39484 A1 (Rosenmayer, Noddin).
- a film is placed onto the interconnect layer, which has been patterned by trenches and ribs.
- a film of this type is at least a few micrometers thick, so that it can be reliably processed. Therefore, as above, there are considerable distances between the interconnect levels, with the drawbacks described of making contact using vias.
- a fifth method which is described in U.S. Pat. No. 6,165,890 (Kohl et al.), is the retropolymerization of polynorbornene, which temporarily fills the cavities between the interconnects.
- inevitable residues of the retropolymerization may lead to clusters that are critical with regard to short circuits.
- the choice of a dielectric between the interconnect layers is limited, since the material has to be permeable to the volatile substances which form during the retropolymerization.
- the residues in the cavities that cannot be decomposed increase the permittivity and/or reduce the protection against short circuits.
- the covering layer is perforated before the decomposition of the filling, in order to accelerate or improve the expulsion of the decomposition residues.
- a dielectric is applied to the ribs formed by the interconnects, is partially melted until this layer bulges out over the interconnect.
- the bulges in the covering layer of closely adjacent interconnects ultimately come into contact with one another, so that the trenches between them are spanned.
- freezing sublimation techniques are known from the fabrication of open trench structures in semiconductor components that have microstructures.
- semiconductor devices are dried by the purge liquid that is still on the semiconductor device initially being frozen and then sublimed in the frozen state. This method prevents deformation and/or sticking of predominantly unsupported microstructures.
- the cavities are to be free of residues.
- a method for producing patterned cavities having submicrometer dimensions in a cavity layer of a semiconductor device includes providing a base layer, and applying a process layer to the base layer.
- the process layer initially is a compact, homogeneous process layer.
- the process layer is patterned for forming ribs having submicrometer dimensions and trenches between the ribs, the ribs being formed from layer material.
- the trenches are filled with a process liquid and the process liquid is then cooled to a temperature below its freezing point resulting in a frozen process liquid.
- a resulting process surface has sections formed from uncovered surfaces of the ribs and from a surface of the frozen process liquid.
- a covering layer is applied to the process surface resulting in the formation of cavities in areas where the covering layer covers the trenches. Finally, the process liquid is expelled from the cavities, thus completing a formation of the cavity layer from the process layer.
- the initially compact process layer is applied to the base layer and then patterned.
- ribs of submicrometer dimensions and trenches between the ribs are formed from the material of the process layer.
- the trenches are filled with a process liquid, and then the process liquid is cooled to a temperature below its freezing point.
- a first covering layer is applied to a process surface that is composed of the surfaces of the process liquid that has been frozen in the trenches and the ribs.
- a cavity or air-gap layer is formed from the process layer as a result of the process liquid being expelled from the cavities formed by covering the trenches.
- an cavity layer of this type can be used as an interlayer of low permittivity between two interconnect layers.
- the ribs are formed from a conductive material and in functional terms are interconnects.
- the cavity layer functions as an interconnect layer (also referred to below as a metallization level).
- the metallization level is applied using a conventional technique according to one of the two following processes.
- an auxiliary layer which is formed of an auxiliary material, is deposited on the base layer.
- a photoresist is applied to the auxiliary layer and is patterned by a lithographic process.
- the auxiliary layer is uncovered in sections.
- the uncovered sections of the auxiliary layer are removed, leading to the formation of auxiliary trenches in the auxiliary layer.
- a layer of a conductive material is applied over the entire surface, the auxiliary trenches being filled with the conductive material.
- the conductive material is ground away again until the original surface of the auxiliary layer is reached.
- the auxiliary material is etched out of a process layer that has been formed in this way and has been patterned by the conductive material and the auxiliary material, using an etching medium, so that only ribs of the conductive material remain.
- This technique is also known as the Damascene technique.
- a compact, homogeneous layer of the conductive material forms the process layer.
- a lithographic process is used to pattern a photoresist on the process layer.
- the process layer is etched according to the pattern of the photoresist.
- Ribs containing the conductive material of submicrometer dimensions and trenches that lie between the ribs are formed.
- the base layer is preferably formed as an etching stop layer, in order to allow or simplify the patterning of the process layer.
- the material used for the ribs of the process layer is a conductive material, preferably copper.
- the material used for the ribs is preferably a dielectric of low permittivity.
- the trenches in the process layer preferably extend as far as the base layer, in order to achieve the highest possible overall permittivity between adjacent ribs.
- the trenches are also ideally filled with the process liquid all the way up to the top edge of the ribs.
- Suitable process liquids are in particular liquids which can condense on the surface of the process layer at approximately standard pressure (i.e. 1.013*10 5 ) and temperature and the freezing points of which, at standard pressure, are close to standard temperature (i.e. 25° C.), and which, furthermore, can easily be forced through a first covering layer which is subsequently applied.
- 1,3-propanediol it is particularly preferable for 1,3-propanediol to be used as process liquid.
- suitable liquids are alcohols, such as cyclohexanol, and also acetophenone and water.
- Partial etching of the surfaces of the ribs improves the adhesion of the first covering layer that has been applied to the surfaces.
- the partial etching preferably takes place in a hydrogen plasma.
- the first covering layer contains a layer of amorphous hydrocarbon with a submicrometer thickness and is deposited using a CVD process. The deposition operation is stopped as soon as the deposited layer is thick enough to span the trenches without support.
- the CVD process is preferably a PECVD process using the process gases ethene and thiophene.
- the process liquid is forced through the first covering layer by being heated.
- Polymerization of the first covering layer and expulsion of the process liquid may preferably take place in the same process step, for example by slow heating to approximately 200° C.
- a second covering layer made from a dielectric of low permittivity can be applied to the first covering layer, which is typically only 60 nanometers thick.
- the dielectric is preferably an organic dielectric, for example polybenzoxazole or an a-C:F(H) film.
- contact holes can be etched into the double layer containing the first covering layer of amorphous hydrocarbon and the second covering layer containing an organic dielectric in a similar way within one process step.
- silicon dioxide is also suitable as a material for a second covering layer.
- the method according to the invention produces a semiconductor device that, in the cavity layer, has virtually ideal cavities.
- the low permittivity of the cavities optimally decouples interconnects which are separated by the cavities.
- the invention also relates to a configuration in a semiconductor device, containing a base layer, a cavity layer that is positioned on the base layer and has a pattern of submicrometer dimensions.
- the cavity layer contains ribs made from a layer material and cavities.
- the first covering layer preferably has a thickness of less than 100 nanometers.
- the base layer is preferably an etching stop layer, and formed of silicon nitride.
- the ribs formed of a layer material contain a conductive material and, particularly preferably, of copper.
- a second covering layer which rests on the first covering layer containing the polymer, may be added to the configuration.
- the second covering layer preferably is formed of an organic dielectric.
- FIG. 1 is a diagrammatic, cross-sectional view through part of a configuration according to the invention.
- FIGS. 2A-2G are sectional views depicting method steps involved in the method according to the invention.
- FIG. 1 there is shown an excerpt of an exemplary embodiment having a structure of an cavity layer 3 containing three ribs 5 of a conductive material which run parallel to one another and two cavities 7 between them.
- the cavities 7 are closed off at the bottom by a base layer 2 and at the top by a first covering layer 9 .
- a second covering layer 10 formed of an organic dielectric is located on top of the first covering layer 9 .
- the ribs 5 and the cavities 7 have submicrometer dimensions.
- the thickness of the first covering layer is approximately 40-100 nm.
- FIGS. 2A-2G show the individual method steps that are involved in the fabrication of the cavity layer 3 according to the invention.
- FIG. 2A shows the state of a compact process layer 1 which is located on the base layer 2 after auxiliary trenches have been etched into an auxiliary layer containing an auxiliary material, for example silicon dioxide, using a conventional technique, then a conductive material has been applied over a large surface area and has then been removed again down to the top edge of the auxiliary layer, so that the ribs 5 of the conductive material have formed in the auxiliary trenches between auxiliary ribs 11 .
- an auxiliary material for example silicon dioxide
- the patterning of the process layer 1 of this first type i.e. the transition from the state shown in FIG. 2A to the state shown in FIG. 2C, takes place by etching out the auxiliary material.
- FIG. 2B shows the process layer 1 which has been applied to the base layer 2 in accordance with a second embodiment as a homogeneous layer of the conductive material.
- the patterning is carried out with the aid of a photoresist layer 4 which has been applied to the process layer 1 and patterned using a lithographic process.
- transition from the state shown in FIG. 2B to the state shown in FIG. 2C takes place using conventional technology by removing the conductive material in accordance with the pattern of the photoresist layer 4 resting on it and then completely removing the photoresist layer 4 .
- FIG. 2C shows the base layer 2 and the process layer 1 which is located thereon and has been patterned into trenches 6 and the ribs 5 of submicrometer dimensions.
- a process liquid 8 is condensed onto the configuration shown in FIG. 2 C.
- the duration of the process step is such that the process liquid 8 does not quite exceed the height of the ribs 5 .
- the configuration is cooled to below the freezing point of the process liquid 8 .
- FIG. 2D shows the configuration after the process liquid has frozen.
- the uncovered surfaces of the ribs 5 and of the frozen process liquid 8 form an approximately planar process surface.
- the first covering layer 9 is deposited on the process surface.
- the deposition process is interrupted at the earliest when the first covering layer 9 is thick enough to freely span the trenches 6 .
- the result is a configuration as shown in FIG. 2 E.
- the first covering layer 9 rests on the surfaces of the ribs 5 and of the frozen process liquid 8 .
- the process liquid 8 that has been covered by the first covering layer 9 is pumped through the first covering layer 9 by heating, so that the cavities 7 are obtained.
- FIG. 2 F This state is illustrated in FIG. 2 F.
- the cavities 7 are formed as a result of the process liquid 8 being covered and then pumped out.
- the cavity layer 3 has been produced from the process layer 1 .
- the second covering layer 10 is applied. To do this, it is preferable to deposit an organic dielectric of low permittivity on the first covering layer 9 .
- a silicon nitride layer is deposited on a silicon wafer, to act as an etching stop layer, and an auxiliary layer of SiO 2 is deposited on the silicon nitride layer.
- a layer of a photoresist is applied to the auxiliary layer of SiO 2 , and the photoresist layer is patterned by electron beam lithography.
- the pattern of the photoresist layer is etched into the auxiliary layer of SiO 2 using a targeted CF 4 RIE plasma, so that auxiliary ribs of SiO 2 , which are 100 nm wide and 200 nm deep, and auxiliary trenches are obtained, the auxiliary trenches extending as far as the silicon nitride layer.
- Copper is sputtered over the entire surface of the SiO 2 layer which has been patterned in this way, and the copper which projects above the auxiliary trenches is ground away again by chemical mechanical polishing (CMP), so that then only the auxiliary trenches are filled with copper.
- CMP chemical mechanical polishing
- auxiliary ribs of SiO 2 are etched out using a buffered HF solution, so that ribs of copper remain on the silicon nitride layer.
- 1,3-propanediol is condensed as the process liquid onto the surface of the wafer in a PECVD installation with a parallel configuration of plates and a surface ratio of 1:1.
- the duration of the operation is such that a film of 1,3-propanediol that forms does not quite exceed the height of the ribs.
- the wafer is cooled to ⁇ 40 degrees Celsius, so that the 1,3-propanediol solidifies, hydrogen is introduced into the reactor volume and the volume is then rapidly evacuated to a pressure of 0.1 mbar.
- the pressure is set to 0.8 mbar and, at a flow rate of 100 sccm of hydrogen, an RF plasma which is pulsed at 100 Hz with a switched-on ratio of 20% is ignited with a power of 100 W for 15 s, the surfaces of the ribs being cleaned.
- an RF plasma which is pulsed at 100 Hz with a switched-on ratio of 20% is ignited with a power of 100 W for 30 seconds, with the result that an approximately 60 nm thick layer of amorphous hydrocarbon (a-C-:H) is deposited as the first covering layer.
- the wafer is heated in a vacuum over the course of two hours to 200 degrees Celsius, with a holding time of 2 minutes, in order for the 1,3-propanediol which has been enclosed as a result of the covering of the trenches to be pumped out through the polymer-like a-C:H layer.
Abstract
Description
Claims (17)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10142201.6 | 2001-08-29 | ||
DE10142201 | 2001-08-29 | ||
DE10142201A DE10142201C2 (en) | 2001-08-29 | 2001-08-29 | Method for creating cavities with submicron structures in a semiconductor device using a freezing process liquid |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030042612A1 US20030042612A1 (en) | 2003-03-06 |
US6734095B2 true US6734095B2 (en) | 2004-05-11 |
Family
ID=7696913
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/230,774 Expired - Fee Related US6734095B2 (en) | 2001-08-29 | 2002-08-29 | Method for producing cavities with submicrometer patterns in a semiconductor device using a freezing process liquid |
Country Status (2)
Country | Link |
---|---|
US (1) | US6734095B2 (en) |
DE (1) | DE10142201C2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8497203B2 (en) | 2010-08-13 | 2013-07-30 | International Business Machines Corporation | Semiconductor structures and methods of manufacture |
US8629035B2 (en) * | 2011-10-20 | 2014-01-14 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0319764D0 (en) * | 2003-08-22 | 2003-09-24 | Trikon Technologies Ltd | A method of forming a substanially closed void |
US7560344B2 (en) * | 2006-11-15 | 2009-07-14 | Samsung Electronics Co., Ltd. | Semiconductor device having a pair of fins and method of manufacturing the same |
US7439172B2 (en) * | 2007-01-16 | 2008-10-21 | International Business Machines Corporation | Circuit structure with low dielectric constant regions and method of forming same |
WO2009127914A1 (en) | 2008-04-17 | 2009-10-22 | Freescale Semiconductor, Inc. | Method of sealing an air gap in a layer of a semiconductor structure and semiconductor structure |
US8530347B2 (en) | 2010-10-05 | 2013-09-10 | Freescale Semiconductor, Inc. | Electronic device including interconnects with a cavity therebetween and a process of forming the same |
DE102017130947B4 (en) * | 2017-12-21 | 2020-06-18 | Leibniz-Institut für Oberflächenmodifizierung e.V. | Method for producing a microsystem component |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1990009677A1 (en) | 1989-02-16 | 1990-08-23 | Wisconsin Alumni Research Foundation | Formation of microstructures with removal of liquid by freezing and sublimation |
US5059502A (en) * | 1988-11-13 | 1991-10-22 | Ricoh Company, Ltd. | Electrophotographic photoconductor |
US5082756A (en) * | 1989-02-16 | 1992-01-21 | Minolta Camera Kabushiki Kaisha | Photosensitive member for retaining electrostatic latent images |
US5599745A (en) | 1995-06-07 | 1997-02-04 | Micron Technology, Inc. | Method to provide a void between adjacent conducting lines in a semiconductor device |
US5668398A (en) | 1994-05-27 | 1997-09-16 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
WO1997039484A1 (en) | 1996-04-12 | 1997-10-23 | W.L. Gore & Associates, Inc. | Method of fabricating an interconnect structure comprising lamination of a porous dielectric membrane |
US5869880A (en) | 1995-12-29 | 1999-02-09 | International Business Machines Corporation | Structure and fabrication method for stackable, air-gap-containing low epsilon dielectric layers |
GB2330001A (en) | 1997-10-06 | 1999-04-07 | United Microelectronics Corp | Multilevel interconnect with air dielectric |
WO2000051177A1 (en) | 1999-02-26 | 2000-08-31 | Advanced Micro Devices, Inc. | Integrated circuit device with air dielectric |
US6165890A (en) | 1997-01-21 | 2000-12-26 | Georgia Tech Research Corporation | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
US6211561B1 (en) * | 1998-11-16 | 2001-04-03 | Conexant Systems, Inc. | Interconnect structure and method employing air gaps between metal lines and between metal layers |
US6268262B1 (en) * | 1995-10-23 | 2001-07-31 | Dow Corning Corporation | Method for forming air bridges |
US6340601B1 (en) * | 1999-08-02 | 2002-01-22 | International Business Machines Corporation | Method for reworking copper metallurgy in semiconductor devices |
-
2001
- 2001-08-29 DE DE10142201A patent/DE10142201C2/en not_active Expired - Fee Related
-
2002
- 2002-08-29 US US10/230,774 patent/US6734095B2/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5059502A (en) * | 1988-11-13 | 1991-10-22 | Ricoh Company, Ltd. | Electrophotographic photoconductor |
WO1990009677A1 (en) | 1989-02-16 | 1990-08-23 | Wisconsin Alumni Research Foundation | Formation of microstructures with removal of liquid by freezing and sublimation |
US5082756A (en) * | 1989-02-16 | 1992-01-21 | Minolta Camera Kabushiki Kaisha | Photosensitive member for retaining electrostatic latent images |
US5668398A (en) | 1994-05-27 | 1997-09-16 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
US5599745A (en) | 1995-06-07 | 1997-02-04 | Micron Technology, Inc. | Method to provide a void between adjacent conducting lines in a semiconductor device |
US6268262B1 (en) * | 1995-10-23 | 2001-07-31 | Dow Corning Corporation | Method for forming air bridges |
US5869880A (en) | 1995-12-29 | 1999-02-09 | International Business Machines Corporation | Structure and fabrication method for stackable, air-gap-containing low epsilon dielectric layers |
WO1997039484A1 (en) | 1996-04-12 | 1997-10-23 | W.L. Gore & Associates, Inc. | Method of fabricating an interconnect structure comprising lamination of a porous dielectric membrane |
US6165890A (en) | 1997-01-21 | 2000-12-26 | Georgia Tech Research Corporation | Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections |
GB2330001A (en) | 1997-10-06 | 1999-04-07 | United Microelectronics Corp | Multilevel interconnect with air dielectric |
US6211561B1 (en) * | 1998-11-16 | 2001-04-03 | Conexant Systems, Inc. | Interconnect structure and method employing air gaps between metal lines and between metal layers |
WO2000051177A1 (en) | 1999-02-26 | 2000-08-31 | Advanced Micro Devices, Inc. | Integrated circuit device with air dielectric |
US6340601B1 (en) * | 1999-08-02 | 2002-01-22 | International Business Machines Corporation | Method for reworking copper metallurgy in semiconductor devices |
Non-Patent Citations (9)
Title |
---|
B. Shieh et al.: "Air-Gap Formation During IMD Deposition to Lower Interconnect Capacitance", IEEE Electron Device Letters, vol. 19, No. 1, Jan. 1998, pp. 16-18. |
Ben Shieh et al.: "Air gaps lower k of interconnect dielectrics", Solid State Technology, Feb. 1999, pp. 51-58. |
J.G. Fleming et al.: "Use Of Air Gap Structures To Lower Intralevel Capacitance", Proceedings of 1997 DUMIC Conference, Feb. 10-11, 1997, pp. 139-145. |
Jung-Kyun Hong et al.: "The effect of sol viscosity on the sol-gel derived low density SiO2 xerogel film for intermetal dielectric application", Thin Solid Films, No. 332, 1998, pp. 449-454. |
M.B. Anand et al.: "NURA: A Feasible, Gas-Dielectric Interconnect Process", 1996 Symposium on VLSI Technology Digest of Technical papers, 1996, pp. 82-83. |
Mulhern, G. T. et al.: "Supercritical Carbon Dioxide Drying of Microstructures", Technical Digest of Transducers, 1993, pp. 296-298. |
Shieh, B. et al.: "Air Gaps Lower k Of Interconnected Dielectrics", Solid State Technology, Feb. 1999, pp. 51-58. |
Takeshima, N. et al.: "Electrostatic Parallelogram Actuators", IEEE, 1991, pp. 63-66. |
Tetsuya Ueda et al.: "A Novel Air Gap Intergration Scheme for Multi-level Interconnects using Self-aligned Via Plugs", 1998 Symposium on VLSI Technology Digest of Technical Papers, 1998, pp. 46-47. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8497203B2 (en) | 2010-08-13 | 2013-07-30 | International Business Machines Corporation | Semiconductor structures and methods of manufacture |
US8629035B2 (en) * | 2011-10-20 | 2014-01-14 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20030042612A1 (en) | 2003-03-06 |
DE10142201A1 (en) | 2003-04-10 |
DE10142201C2 (en) | 2003-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100372625B1 (en) | Method of fabricating semiconductor device | |
TW411559B (en) | Integrated circuit dielectric and method | |
US7094689B2 (en) | Air gap interconnect structure and method thereof | |
US20090075474A1 (en) | Methods for forming dual damascene wiring using porogen containing sacrificial via filler material | |
US20040214427A1 (en) | Forming thin hard mask over air gap or porous dielectric | |
US20050179135A1 (en) | Semiconductor device having porous structure | |
US20080173976A1 (en) | Air gap under on-chip passive device | |
US6358839B1 (en) | Solution to black diamond film delamination problem | |
US7015133B2 (en) | Dual damascene structure formed of low-k dielectric materials | |
JP2007305986A (en) | Method of forming multilayer interconnect structure including interconnected conductive wiring and vias spaced apart by combination of solid and gaseous dielectric, and multilevel interconnect structure containing air-gaps (multilayer interconnect structure containing air gaps and method of fabricating the same) | |
JPH09246242A (en) | Semiconductor device and manufacture of the same | |
US6607986B2 (en) | Dry etching method and semiconductor device manufacturing method | |
KR100346294B1 (en) | Method for making semiconductor device | |
US7129159B2 (en) | Integrated dual damascene RIE process with organic patterning layer | |
US6734095B2 (en) | Method for producing cavities with submicrometer patterns in a semiconductor device using a freezing process liquid | |
US7781301B2 (en) | Method of fabricating semiconductor device | |
US5517062A (en) | Stress released VLSI structure by the formation of porous intermetal layer | |
US6284675B1 (en) | Method of forming integrated circuit dielectric by evaporating solvent to yield phase separation | |
JP2009532866A (en) | Damascene interconnect having a porous low-k layer with improved mechanical properties | |
US6090724A (en) | Method for composing a thermally conductive thin film having a low dielectric property | |
TW201834183A (en) | Airgaps to isolate metallization features | |
US7064061B2 (en) | Process for fabricating interconnect networks | |
US7517815B2 (en) | Spin-on glass composition, method of preparing the spin-on glass composition and method of forming a porous silicon oxide layer using the spin-on glass composition | |
JPH09260384A (en) | Forming method of flat dielectric layer and multilayered wiring pattern | |
US6376048B1 (en) | Lamination structure, wiring structure, manufacture thereof, and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEUSCHNER, RAINER;MERGENTHALER, EGON;REEL/FRAME:015150/0166 Effective date: 20020930 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0457 Effective date: 20060425 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036808/0284 Effective date: 20150708 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160511 |