US6989778B2 - Semi-conductor circuit arrangement - Google Patents
Semi-conductor circuit arrangement Download PDFInfo
- Publication number
- US6989778B2 US6989778B2 US10/938,741 US93874104A US6989778B2 US 6989778 B2 US6989778 B2 US 6989778B2 US 93874104 A US93874104 A US 93874104A US 6989778 B2 US6989778 B2 US 6989778B2
- Authority
- US
- United States
- Prior art keywords
- circuit
- string
- current
- signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/424—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
- H03M3/452—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with weighted feedforward summation, i.e. with feedforward paths from more than one filter stage to the quantiser input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
- H03M3/454—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
Abstract
Description
m=2n−1
wherein R1 designates the identical resistance of the tapping
mIDAC/2,
which is added to the direct current impressed by the current source means 27.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10342057.6 | 2003-09-11 | ||
DE10342057A DE10342057B4 (en) | 2003-09-11 | 2003-09-11 | Semiconductor Circuitry and Continuous Time Sigma-Delta Modulator Circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050093732A1 US20050093732A1 (en) | 2005-05-05 |
US6989778B2 true US6989778B2 (en) | 2006-01-24 |
Family
ID=34428080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/938,741 Active US6989778B2 (en) | 2003-09-11 | 2004-09-10 | Semi-conductor circuit arrangement |
Country Status (3)
Country | Link |
---|---|
US (1) | US6989778B2 (en) |
CN (1) | CN100530978C (en) |
DE (1) | DE10342057B4 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030065354A1 (en) * | 2001-09-28 | 2003-04-03 | Boyle William J. | Embolic filtering devices |
US7212144B1 (en) * | 2006-01-18 | 2007-05-01 | Marvell World Trade Ltd. | Flash ADC |
US20080258796A1 (en) * | 2007-04-19 | 2008-10-23 | National Semiconductor Germany Ag | Circuit arrangement and method for limiting a signal voltage |
US7486214B1 (en) | 2007-09-04 | 2009-02-03 | Infineon Technologies Ag | Tuning methods for loop-filters of continuous-time sigma-delta modulators |
US20090146859A1 (en) * | 2007-12-07 | 2009-06-11 | Kenet, Inc. | Flash converter differential reference ladder adjustment with stable common mode voltage |
US20100049305A1 (en) * | 2001-08-13 | 2010-02-25 | Advanced Cardiovascular Systems, Inc. | Convertible delivery systems for medical devices |
US20100085232A1 (en) * | 2007-03-16 | 2010-04-08 | E2V Semiconductors | Parallel analog-digital converter with dual static ladder |
US9106255B1 (en) * | 2014-08-20 | 2015-08-11 | Maxim Integrated Products, Inc. | Digital technique for excess loop delay compensation in a continuous-time delta sigma modulator |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4862319B2 (en) * | 2005-08-26 | 2012-01-25 | 株式会社日立製作所 | Semiconductor device with protection circuit |
DE102005057768B4 (en) | 2005-12-02 | 2012-01-12 | Xignal Technologies Ag | Time-continuous delta-sigma analog-to-digital converter |
DE102005061856B4 (en) | 2005-12-23 | 2010-04-08 | Xignal Technologies Ag | Time-continuous delta-sigma analog-to-digital converter |
US7936298B2 (en) * | 2009-09-18 | 2011-05-03 | Mediatek Singapore Pte. Ltd. | Integrated circuit and electronic device comprising threshold generation circuitry and method therefor |
US8018365B1 (en) * | 2010-03-14 | 2011-09-13 | Mediatek Inc. | Continuous-time delta-sigma ADC with compact structure |
CN102331810B (en) * | 2011-07-18 | 2013-11-27 | 西安展芯微电子技术有限公司 | Alternative circuit of Sense FET |
US8842030B1 (en) * | 2013-05-10 | 2014-09-23 | Nvidia Corporation | Sigma-delta analog to digital converter with improved feedback |
US9030342B2 (en) * | 2013-07-18 | 2015-05-12 | Analog Devices Global | Digital tuning engine for highly programmable delta-sigma analog-to-digital converters |
US9595974B1 (en) * | 2014-09-08 | 2017-03-14 | Lockheed Martin Corporation | Reconfigurable wideband sub-ranging analog-to-digital converter |
CN106253899B (en) * | 2015-06-06 | 2021-09-28 | 硅实验室公司 | Apparatus and associated method for offset trimming |
CN114200995A (en) * | 2021-12-10 | 2022-03-18 | 上海富芮坤微电子有限公司 | Reference voltage generating circuit and Sigma Delta modulator |
CN114759890B (en) * | 2022-06-15 | 2022-08-26 | 成都芯翼科技有限公司 | Differential voltage control circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4316178A (en) * | 1979-01-29 | 1982-02-16 | Nippon Telegraph & Telephone Public Corp. | Digital-to-analog conversion system with compensation circuit |
US5070332A (en) * | 1991-03-18 | 1991-12-03 | Burr-Brown Corporation | Two-step subranging analog to digital converter |
US6882294B2 (en) * | 2003-08-06 | 2005-04-19 | Telasic Communications, Inc. | Resistive ladder, summing node circuit, and trimming method for a subranging analog to digital converter |
-
2003
- 2003-09-11 DE DE10342057A patent/DE10342057B4/en not_active Expired - Lifetime
-
2004
- 2004-09-10 CN CN200410078493.7A patent/CN100530978C/en active Active
- 2004-09-10 US US10/938,741 patent/US6989778B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4316178A (en) * | 1979-01-29 | 1982-02-16 | Nippon Telegraph & Telephone Public Corp. | Digital-to-analog conversion system with compensation circuit |
US5070332A (en) * | 1991-03-18 | 1991-12-03 | Burr-Brown Corporation | Two-step subranging analog to digital converter |
US6882294B2 (en) * | 2003-08-06 | 2005-04-19 | Telasic Communications, Inc. | Resistive ladder, summing node circuit, and trimming method for a subranging analog to digital converter |
Non-Patent Citations (2)
Title |
---|
Dörrer et al., "A 10-Bit, 4mW Continuous-Time Sigma-Delta ADC for UMTS in a 0.12 mum CMOS Process", Proceedings of the 2003 Symposium on Circuits and Systems, ISCAS, May 2003, pp. I-1057 to I-1060 (4 pages). |
Moyal et al., "A 700/900mW/Channel CMOS Dual Analog Front-End IC for VDSL with Integrated 11.5/14.5dBm Line Drivers", 2003 IEEE Solid-State Circuits Conference, Digest of Technical Papers, Feb. 12, 2003, (10 pages). |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100049305A1 (en) * | 2001-08-13 | 2010-02-25 | Advanced Cardiovascular Systems, Inc. | Convertible delivery systems for medical devices |
US20030065354A1 (en) * | 2001-09-28 | 2003-04-03 | Boyle William J. | Embolic filtering devices |
US7760127B2 (en) | 2006-01-18 | 2010-07-20 | Marvell World Trade Ltd. | Flash ADC |
US7212144B1 (en) * | 2006-01-18 | 2007-05-01 | Marvell World Trade Ltd. | Flash ADC |
US20070200746A1 (en) * | 2006-01-18 | 2007-08-30 | Sehat Sutardja | Flash ADC |
US7605739B2 (en) | 2006-01-18 | 2009-10-20 | Marvell World Trade Ltd. | Differential flash ADC with dual resistance ladder legs receiving amplified inputs |
US20090237286A1 (en) * | 2006-01-18 | 2009-09-24 | Sehat Sutardja | Flash adc |
US20100085232A1 (en) * | 2007-03-16 | 2010-04-08 | E2V Semiconductors | Parallel analog-digital converter with dual static ladder |
US7999713B2 (en) * | 2007-03-16 | 2011-08-16 | E2V Semiconductors | Parallel analog-digital converter with dual static ladder |
US7719339B2 (en) | 2007-04-19 | 2010-05-18 | National Semiconductor Germany Ag | Circuit arrangement and method for limiting a signal voltage |
US20080258796A1 (en) * | 2007-04-19 | 2008-10-23 | National Semiconductor Germany Ag | Circuit arrangement and method for limiting a signal voltage |
US20090102689A1 (en) * | 2007-09-04 | 2009-04-23 | Infineon Technologies Ag | Multiple mode sigma-delta modulator |
US7486214B1 (en) | 2007-09-04 | 2009-02-03 | Infineon Technologies Ag | Tuning methods for loop-filters of continuous-time sigma-delta modulators |
US7796072B2 (en) | 2007-09-04 | 2010-09-14 | Infineon Technologies Ag | Multiple mode sigma-delta modulator |
US20090146859A1 (en) * | 2007-12-07 | 2009-06-11 | Kenet, Inc. | Flash converter differential reference ladder adjustment with stable common mode voltage |
US7978112B2 (en) * | 2007-12-07 | 2011-07-12 | Kenet, Inc. | Flash converter differential reference ladder adjustment with stable common mode voltage |
US9106255B1 (en) * | 2014-08-20 | 2015-08-11 | Maxim Integrated Products, Inc. | Digital technique for excess loop delay compensation in a continuous-time delta sigma modulator |
US9294120B2 (en) | 2014-08-20 | 2016-03-22 | Maxim Integrated Products, Inc. | Digital technique for excess loop delay compensation in a continuous-time delta sigma modulator |
Also Published As
Publication number | Publication date |
---|---|
DE10342057B4 (en) | 2005-10-20 |
CN1595810A (en) | 2005-03-16 |
US20050093732A1 (en) | 2005-05-05 |
DE10342057A1 (en) | 2005-05-12 |
CN100530978C (en) | 2009-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6989778B2 (en) | Semi-conductor circuit arrangement | |
US6037890A (en) | Ultra high speed, low power, flash A/D converter utilizing a current mode regenerative comparator | |
US7288985B2 (en) | Current mirror with programmable floating gate | |
US5283579A (en) | Digital to analog converter having high multiplying bandwidth | |
US7656231B2 (en) | High bandwidth apparatus and method for generating differential signals | |
WO2003001675A2 (en) | Nmulti-level quantizer with dithering and multi-threshold generation for a multi-bt sigma-delta modulator | |
US8629793B2 (en) | Continuous-time delta-sigma ADC with compact structure | |
US7408494B2 (en) | Continuous-time delta-sigma analog digital converter | |
US7514999B2 (en) | Voltage-to-current converter | |
US6445318B1 (en) | Method and apparatus for providing signal dependent dither generator for sigma-delta modulator | |
US6909394B2 (en) | Quantizer for a sigma delta modulator, and sigma delta modulator | |
CN100471069C (en) | Analogue to digital converter | |
US6980139B2 (en) | Sigma-delta-modulator | |
US7230559B2 (en) | Quantizer in a multilevel sigma-delta analogue/digital converter | |
US20120092202A1 (en) | Analog to digital converter | |
US6707333B2 (en) | Bias circuit | |
US7425912B2 (en) | Digital-to-analog converter with controlled buffered inputs | |
US6628217B1 (en) | Signal scaling scheme for a delta sigma modulator | |
JPH06132828A (en) | D/a converter | |
US8248287B2 (en) | Method and apparatus for reducing input differential pairs for digital-to-analog converter voltage interpolation amplifier | |
US20150084799A1 (en) | Multi-level quantizers and analogue-to-digital converters | |
US20230179221A1 (en) | A Current-to-Digital Converter | |
US20050057383A1 (en) | Sigma-delta modulator using a passive filter | |
US7375586B2 (en) | Low voltage structure for gain boosting in high gain amplifiers | |
KR20000013738A (en) | Analog-digital converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CLARA, MARTIN;DI GIANDOMENICO, ANTONIO;WIESBAUER, ANDREAS;REEL/FRAME:016136/0628 Effective date: 20041012 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH,GERM Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:024474/0958 Effective date: 20090703 Owner name: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH, GER Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:024474/0958 Effective date: 20090703 |
|
AS | Assignment |
Owner name: LANTIQ DEUTSCHLAND GMBH,GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH;REEL/FRAME:024529/0635 Effective date: 20091106 Owner name: LANTIQ DEUTSCHLAND GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH;REEL/FRAME:024529/0635 Effective date: 20091106 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: GRANT OF SECURITY INTEREST IN U.S. PATENTS;ASSIGNOR:LANTIQ DEUTSCHLAND GMBH;REEL/FRAME:025406/0677 Effective date: 20101116 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: LANTIQ BETEILIGUNGS-GMBH & CO. KG, GERMANY Free format text: RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:035453/0712 Effective date: 20150415 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: LANTIQ BETEILIGUNGS-GMBH & CO. KG, GERMANY Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:LANTIQ DEUTSCHLAND GMBH;LANTIQ BETEILIGUNGS-GMBH & CO. KG;REEL/FRAME:045086/0015 Effective date: 20150303 |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LANTIQ BETEILIGUNGS-GMBH & CO. KG;REEL/FRAME:053259/0678 Effective date: 20200710 |
|
AS | Assignment |
Owner name: MAXLINEAR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:053626/0636 Effective date: 20200731 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, COLORADO Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXLINEAR, INC.;MAXLINEAR COMMUNICATIONS, LLC;EXAR CORPORATION;REEL/FRAME:056816/0089 Effective date: 20210708 |