Recherche Images Maps Play YouTube Actualités Gmail Drive Plus »
Connexion
Les utilisateurs de lecteurs d'écran peuvent cliquer sur ce lien pour activer le mode d'accessibilité. Celui-ci propose les mêmes fonctionnalités principales, mais il est optimisé pour votre lecteur d'écran.

Brevets

  1. Recherche avancée dans les brevets
Numéro de publicationUS7120727 B2
Type de publicationOctroi
Numéro de demandeUS 10/601,104
Date de publication10 oct. 2006
Date de dépôt19 juin 2003
Date de priorité19 juin 2003
État de paiement des fraisPayé
Autre référence de publicationUS7343444, US7818712, US7966444, US8200884, US8732383, US20040260864, US20070011392, US20080140952, US20110029746, US20110246743, US20120278524
Numéro de publication10601104, 601104, US 7120727 B2, US 7120727B2, US-B2-7120727, US7120727 B2, US7120727B2
InventeursTerry R. Lee, Joseph M. Jeddeloh
Cessionnaire d'origineMicron Technology, Inc.
Exporter la citationBiBTeX, EndNote, RefMan
Liens externes: USPTO, Cession USPTO, Espacenet
Reconfigurable memory module and method
US 7120727 B2
Résumé
A computer system includes a controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices divided into a plurality of ranks. The memory hub is operable to configure the memory module to simultaneously address any number of ranks to operate in a high bandwidth mode, a high memory depth mode, or any combination of such modes.
Images(5)
Previous page
Next page
Revendications(61)
1. A memory module, comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in each of a plurality of modes, the memory hub being structured to simultaneously address all four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank.
2. The memory module of claim 1 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
3. The memory module of claim 1, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
4. The memory module of claim 1 wherein the memory devices in each rank are collectively operable to read or write N-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N-bit data words, where M is the number of ranks of memory devices in the memory module.
5. The memory module of claim 1 wherein the memory devices in each rank are collectively operable to read or write N-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N data bits in the first period of time, where M is the number of ranks of memory devices in the memory module.
6. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises an N-bit input/output port that is operable to transmit or receive N-bit data words at a rate of M*X data words per second.
7. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a 2*N-bit input/output port that is operable to transmit or receive 2*N-bit data words at a rate of M*X/2 data words per second.
8. The memory module of claim 5 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a M*N-bit input/output port that is operable to transmit or receive M*N-bit data words at a rate of X data words per second.
9. The memory module of claim 1 wherein the memory devices comprise dynamic random access memory devices.
10. The memory module of claim 9 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
11. A memory system, comprising:
a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of modes, the memory hub being structured to simultaneously address all four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank; and
a communications link coupling the input/output port of the controller to the input/output ports of the memory hubs in the respective memory modules.
12. The memory system of claim 11 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
13. The memory system of claim 11, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
14. The memory system of claim 11 wherein the memory devices in each rank are collectively operable to read or write N-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N-bit data words, where M is the number of ranks of memory devices in the memory module.
15. The memory system of claim 11 wherein the memory devices in each rank are collectively operable to read or write N-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N data bits in the first period of time, where M is the number of ranks of memory devices in the memory module.
16. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises an N-bit input/output port that is operable to transmit or receive N-bit data words at a rate of M*X data words per second.
17. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a 2*N-bit input/output port that is operable to transmit or receive 2*N-bit data words at a rate of M*X/2 data words per second.
18. The memory system of claim 15 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a M*N-bit input/output port that is operable to transmit or receive M*N-bit data words at a rate of X data words per second.
19. The memory system of claim 11 wherein the memory devices comprise dynamic random access memory devices.
20. The memory system of claim 19 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
21. The memory system of claim 11 wherein the memory hubs in at least two of the memory modules are programmed to configure the memory module in different data formats.
22. The memory system of claim 21 wherein the memory hub in a first of the memory modules is programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules is programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules is programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed.
23. The memory system of claim 11 wherein the input/output port of the controller and the input/output port of each of the memory hubs comprises an optical input/output port, and wherein the communications link comprises an optical communications link.
24. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in four ranks; and
a memory hub operable to receive a memory request at an input/output port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of modes, the memory hub being structured to simultaneously address all of four ranks of memory devices in a first mode to simultaneously couple data to or from all of the memory devices in the memory module, to simultaneously address two ranks of memory devices in a second mode to simultaneously couple data to or from the memory devices in the two addressed ranks, or to address one rank of memory devices in a third mode to couple data to or from the memory devices in the addressed rank; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
25. The computer system of claim 24 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
26. The computer system of claim 24, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
27. The computer system of claim 24 wherein the memory devices in each rank are collectively operable to read or write N-bit data words, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N-bit data words, where M is the number of ranks of memory devices in the memory module.
28. The computer system of claim 24 wherein the memory devices in each rank are collectively operable to read or write N-bit data words in a first period of time, and wherein the memory hub further comprises an input/output port that is operable to receive or transmit M*N data bits in the first period of time, where M is the number of ranks of memory devices in the memory module.
29. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises an N-bit input/output port that is operable to transmit or receive N-bit data words at a rate of M*X data words per second.
30. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a 2*N-bit input/output port that is operable to transmit or receive 2*N-bit data words at a rate of M*X/2 data words per second.
31. The computer system of claim 28 wherein the memory devices are operable to read or write data at a rate of X bits per second, and wherein the input/output port comprises a M*N-bit input/output port that is operable to transmit or receive M*N-bit data words at a rate of X data words per second.
32. The computer system of claim 24 wherein the memory devices comprise dynamic random access memory devices.
33. The computer system of claim 32 wherein the dynamic random access memory devices comprise synchronous dynamic random access memory devices.
34. The computer system of claim 24 wherein the memory hubs in at least two of the memory modules are programmed to configure the memory module in different data formats.
35. The computer system of claim 34 wherein the memory hub in a first of the memory modules is programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules is programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules is programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed.
36. The computer system of claim 24 wherein the input/output port of the system controller and the input/output port of each of the memory hubs comprises an optical input/output port, and wherein the communications link comprises an optical communications link.
37. A method of accessing data in a memory module containing a plurality of memory devices, the method comprising:
dividing the memory devices into M ranks, where M is a positive greater than or equal to four;
configuring the memory module to access the data stored in the memory module in a first data format in which M ranks of memory devices are simultaneously accessed;
configuring the memory module to access the data stored in the memory module in a second data format in which M/2 ranks of memory devices are simultaneously accessed; and
configuring the memory module to access the data stored in the memory module in a third data format in which one rank of memory devices is simultaneously accessed.
38. The method of claim 37 wherein the memory devices in each rank are collectively operable to read or write N-bit data words, and wherein the method further comprises receiving or transmitting M*N-bit data words from the memory module.
39. The method of claim 37 wherein the memory devices in each rank are collectively operable to read or write N-bit data words in a first period of time, and wherein the method further comprises receiving at the memory module or transmitting from the memory module M N-bit data bits in the first period of time.
40. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module N-bit data words data at a rate of M*X data words per second.
41. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module 2*N-bit data words data at a rate of M*X/2 data words per second.
42. The method of claim 39 wherein the memory devices in the memory module are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at the memory module or transmitting from the memory module M*N-bit data words data at a rate of X data words per second.
43. In a computer system, a method of accessing data in a plurality of memory modules each of which contains a plurality of memory devices, the method comprising:
dividing the memory devices in each of the memory modules into a plurality of ranks;
configuring each of the memory modules to access the data stored in the memory module in one of a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, a first of the memory modules being configured so that all of the ranks of memory devices in the first memory module are simultaneously addressed, a second of the memory modules being configured so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and a third of the memory modules being configured so that each of the ranks of memory devices in the third memory module are individually addressed; and
accessing data in each of the memory modules in the configured data format.
44. The method of claim 43 wherein the memory devices in each rank are collectively operable to read or write N-bit data words, and wherein the method further comprises receiving or transmitting M*N-bit data words from each of the memory modules, where M is the number of ranks of memory devices in the memory module.
45. The method of claim 43 wherein the memory devices in each rank are collectively operable to read or write N-bit data words in a first period of time, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules M N-bit data bits in the first period of time, where M is the number of ranks of memory devices in the memory module.
46. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules N-bit data words data at a rate of M*X data words per second.
47. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules 2*N-bit data words data at a rate of M*X/2 data words per second.
48. The method of claim 45 wherein the memory devices in each of the memory modules are operable to read or write data at a rate of X bits per second, and wherein the method further comprises receiving at each of the memory modules or transmitting from each of the memory modules M*N-bit data words data at a rate of X data words per second.
49. A memory module, comprising:
a plurality of memory devices arranged in a plurality of M ranks each having an N-bit data bus, the memory devices being operable to read or write data at a rate of X bits per second; and
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an N*P-bit input/output port that is operable to receive or transmit M*N data bits in N*P-bit words at a rate of (M*X)/P data words per second, where N and P are respective positive integers.
50. The memory module of claim 49 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
51. The memory module of claim 49, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
52. The memory module of claim 49, wherein M=4 and P=4 such that the input/output port comprises an 4*N-bit input/output port that is operable to receive or transmit 4*N data bits in 4*N-bit words at a rate of X data words per second.
53. A memory system, comprising:
a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of M ranks each having an N-bit data bus, the memory devices being operable to read or write data at a rate of X bits per second;
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an N*P-bit input/output port that is operable to receive or transmit M*N data bits in N*P-bit words at a rate of (M*X)/P data words per second, where N and P are respective positive integers; and
a communications link coupling the input/output port of the controller to the input/output ports of the memory hubs in the respective memory modules.
54. The memory system of claim 53 wherein the memory hub is coupled to the memory devices in each of the ranks through respective busses.
55. The memory system of claim 53, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
56. The memory system of claim 53, wherein M=4 and P=4 such that the input/output port comprises an 4*N-bit input/output port that is operable to receive or transmit 4*N data bits in 4*N-bit words at a rate of X data words per second.
57. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of M ranks each having an N-bit data bus, the memory devices being operable to read or write data at a rate of X bits per second;
a memory hub coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub further including an N*P-bit input/output port that is operable to receive or transmit M*N data bits in N*P-bit words at a rate of (M*X)/P data words per second, where N and P are respective positive integers; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
58. The computer system of claim 57 wherein the memory hub in each of the memory modules is coupled to the memory devices in each of the ranks through respective busses.
59. The computer system of claim 57, further comprising a programmable storage device coupled to the memory hub, the programmable storage device being programmed to control the operating mode of the memory hub.
60. A computer system, comprising:
a central processing unit (“CPU”);
a system controller coupled to the CPU, the system controller being operable to receive a memory request from the central processing unit and to transmit a corresponding memory request to an input/output port;
an input device coupled to the CPU through the system controller;
an output device coupled to the CPU through the system controller;
a storage device coupled to the CPU through the system controller;
a plurality of memory modules, each of the memory modules comprising:
a plurality of memory devices arranged in a plurality of ranks; and
a memory hub operable to receive a memory request at an inputloutput port, the memory hub being coupled to the memory devices in each of the ranks, the memory hub being programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, the memory hub in a first of the memory modules being programmed to configure the first memory module so that all of the ranks of memory devices in the first memory module are simultaneously addressed, the memory hub in a second of the memory modules being programmed to configure the second memory module so that half of the ranks of memory devices in the second memory module are simultaneously addressed, and the memory hub in a third of the memory modules being programmed to configure the third memory module so that each of the ranks of memory devices in the third memory module are individually addressed; and
a communications link coupling the input/output port of the system controller to the input/output ports of the memory hubs in the respective memory modules.
61. In a computer system, a method of accessing data in a plurality of memory modules each of which contains a plurality of memory devices, the method comprising:
dividing the memory devices in each of the memory modules into M ranks each of which has an N-bit data bus, the memory devices being operable to read or write data at a rate of X bits per second;
configuring each of the memory modules to access the data stored in the memory module in one of a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed, each of the memory modules being configured to receive or transmit M*N data bits in N*P-bit words at a rate of (M*X)/P data words per second, where N and P are respective positive integers; and
accessing data in each of the memory modules in the configured data format.
Description
TECHNICAL FIELD

This invention relates to memory systems, and, more particularly, to a memory module that may be configured to a variety of data formats.

BACKGROUND OF THE INVENTION

Computer systems use memory devices, such as dynamic random access memory (“DRAM”) devices, to store instructions and data that are accessed by a processor. These memory devices are normally used as system memory in a computer system. In a typical computer system, the processor communicates with the system memory through a processor bus and a memory controller. The processor issues a memory request, which includes a memory command, such as a read command, and an address designating the location from which data or instructions are to be read. The memory controller uses the command and address to generate appropriate command signals as well as row and column addresses, which are applied to the system memory. In response to the commands and addresses, data are transferred between the system memory and the processor. The memory controller is often part of a system controller, which also includes bus bridge circuitry for coupling the processor bus to an expansion bus, such as a PCI bus.

A memory system 10 typically used in a computer system is shown in FIG. 1. The memory system 10 includes a memory controller 14 coupled to several memory modules 20 a,b . . . n through a bus system 24. The bus system 24 typically includes an address bus 26 a command bus 28 and a bi-directional data bus 30. However, other conventional memory systems may use bus systems 24 having other configurations, such as a combined address bus 26 and command bus 28. In any case, each of the memory modules 20 includes several memory devices 34, such as DRAM devices, mounted on an insulative substrate 36. Conductive leads 38 are fabricated on the substrate 36 to couple the memory devices 34 to the buses 2630. The conductive leads 38 typically couple the memory devices 34 to all of the buses 2630 in parallel, although some of the lines in the command bus 28, such as chip select lines, may be coupled to the memory devices 34 in fewer than all of the memory modules 20.

In operation, the memory controller 14 applies row and column addresses through the address bus 26 and command signals to the command bus 28 to read data from or write data to the memory devices 34. In the event of a write memory access, there are also coupled from the memory controller 14 to the memory devices 34. In the event of a read memory access, data are coupled from the memory devices 34 to the memory controller 14. Although address, command and write data signals are applied to the memory devices 34 and all of the memory modules 20, a chip select signal or other similar signal selects the memory devices 34 on only one of the memory modules 20 for the memory access.

The memory modules 20 shown in FIG. 1 are normally configured for a particular data format. For example, sixteen memory devices 34 may be included in the memory module 20, and each memory device 34 may couple a single bit of data to and from the memory controller 14. In such case, each of the memory modules 20 will input and output data in 16-bit words. Alternatively, the memory devices 34 may be divided into two groups or “ranks” each of which are individually accessed by, for example, being enabled by separate chip select signals. In such case, if each memory device 34 couples a single bit of data to and from the memory controller 14, the memory module 20 will output data in 8-bit bytes. By way of further example, the memory devices 34 on each memory module may be individually accessed, and each memory device 34 may couple 8 bits of data to and from the memory controller 14. In such case, each memory module 20 will output data in 8-bit bytes. Other data formats used in conventional memory systems will be apparent to one skilled in the art.

The selection of a data format controls not only the size of the data word coupled to and from each memory module 20, but it also controls the effective size of the memory that may be addressed in each module 20. More specifically, assume each memory module 20 includes eight memory devices 34 each of which has an 8-bit data bus and one million addressable locations. Each memory device 34 thus has a capacity of 1 MB so that the total size of the memory module 20 is 8 MB. Each of the memory devices 34 may be individually addressed to interface with an 8-bit data bus so that there are 8 million addresses in the address space. Alternatively, all of the memory devices 34 may be simultaneously addressed to interface with a 64-bit data bus so that there are 1 million addresses in the address space. The memory devices 34 may also be operated in two ranks to interface with a 32-bit data bus with an address space of 4 million addresses. In all of these cases, the total memory capacity of the memory module 20 is 8 MB. However, in each of these cases the data bandwidth, i.e., the rate at which data bits are coupled through the data bus, and the number of memory addresses, i.e., the depth of the memory module 20, vary. The memory bandwidth and memory depth are thus trade-offs of each other.

In conventional memory systems, the memory bandwidth and memory depth are selected based the bandwidth and depth desired for a specific application. For example, a first data format may be used for a system in which maximizing bandwidth is important, such as a memory system used in a video graphics card. However, a second data format may be used in a system in which maximizing memory depth is important, such as in a database system. Unfortunately, the memory system must be optimized for either high memory bandwidth, high memory depth or a combination of bandwidth and depth. The memory system is optimized by selecting appropriate memory devices 34 for inclusion in the memory module 20 and selecting a configuration for the bus structure 24 and conductive leads 38 formed on the substrate 36. Insofar as the data format selected is determined by the hardware design, is not possible to easily alter the data format. Instead, different memory modules must be used, a different motherboard in which the memory modules are normally inserted must be used, and a different memory controller must be used. Therefore, the data format is normally a fixed data format optimized for a particular application, even though the memory system may be called upon to operate in another application in which a different data format would be optimal. In such cases, the memory system cannot provide optimum performance.

There is therefore a need for a memory system that can have a variety of data formats each of which can be optimized to a specific application.

SUMMARY OF THE INVENTION

A memory system that can be used in a computer system includes a controller operable to receive a memory request and to transmit a corresponding memory request to an input/output port. The memory system also includes a plurality of memory modules, each which includes a memory hub and a plurality of memory devices arranged in a plurality of ranks. The memory hub in each memory module is programmable to configure the memory module in a plurality of data formats each corresponding to a respective number of ranks of memory devices that are simultaneously accessed. The memory hubs in each of the memory modules may be programmed for the same or for different data formats. The memory hub in each memory module receives a memory request at an input/output port and couples a corresponding memory request to the memory device in each of the ranks that the memory hub has been programmed to access. When programmed for a high bandwidth, the memory hub simultaneously accesses the memory devices in all of the ranks. When programmed for a high memory depth, the memory hub accesses the memory devices in only one of the ranks at a time.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a conventional memory system containing several memory modules.

FIG. 2 is a block diagram of a memory system according to one example of the invention in which a controller is coupled to several memory modules each of which contains a reconfigurable memory hub coupled to several memory devices.

FIG. 3 is a memory map showing the use of the address space provided by the memory system of FIG. 2.

FIG. 4 is a block diagram of a memory system according to another example of the invention.

FIG. 5 is a block diagram of a computer system using the memory system of FIG. 2.

DETAILED DESCRIPTION OF THE INVENTION

A memory system 50 according to one example of the invention is shown in FIG. 2. The memory system 50 includes a controller 52 coupled to several memory modules 54 a, b . . . n through a high-speed link 58. The controller 52 may be coupled to a memory access device, such as a processor (not shown), or it may be, for example, itself a processor. The high-speed link 58 may be a bus formed by multiple conductors, an optical communication link, and RF communication link, or some other type of high-speed communication link. Typically, the high-speed link 58 will have a capacity for coupling data having a predetermined bus width between the controller 52 and each memory module 54. In the example shown in FIG. 2, the link 58 couples a 32-bit data word. The high-speed link 58 also couples address and command signals from the controller 52 to the memory modules 54. Although the high-speed link 58 is shown in FIG. 2 as having a multi-drop topology in which the link 58 is coupled to several memory modules 54 a,b . . . n, other topologies may be used, including a point-two-point topology in which each of several links is coupled to a respective one of the memory modules 54 a,b . . . n. A switching topology in which the high-speed bus 58 is selectively switched to each of the memory modules 54 a,b . . . n or some other topology may also be used.

Each of the memory modules 54 includes a memory hub 60 having an input/output port 62 coupled to the high-speed link 58 and a bus system 68 coupled to several memory devices 70. The memory devices 70 may be, for example, dynamic random access memory devices (“DRAMs”) or some other type of memory devices. In the example shown in FIG. 2, the memory devices 70 are divided into four groups or “ranks” coupled to the memory hub 60 through a respective bus system. More particularly, a first rank 74 includes four memory devices 70 coupled to the memory hub 60 through a first bus system 76 having a 32-bit data bus. A second rank 80 containing four memory devices 70 are coupled to the memory hub 60 through a second bus system 82 having a 32-bit data bus. Similarly, third and fourth ranks 86, 88 are each coupled to the memory hub 60 through respective bus systems 90, 94 each having a 32-bit data bus. In the example shown in FIG. 2, each of the memory devices 70 have an 8-bit data bus so that the four memory devices 70 together provide 32 bits for the 32-bit data buses of the bus systems 76, 82, 90, 94. The bus systems 76, 82, 90, 94 also includes address and command buses coupling the memory hub 60 to the memory devices 70.

In operation, a non-volatile register 98 in the memory module 54 is programmed to configure the memory hub 60 depending upon whether a high memory bandwidth or a high memory depth is desired. For example, for a high memory bandwidth, the memory hub 60 addresses all of the memory devices 70 simultaneously so that 128 bits of data are written to or read from the memory devices 70 each memory access. If each memory device 70 stores 8 MB of data, for example, there will only be 1 million addresses in the memory system 50 in the high bandwidth mode. The 128 bits of data can be coupled through the high-speed link 58 by either increasing the speed of the link 58 or the size of the data word coupled through the link 58. For example, in the high-speed mode, a 128-bit data word may be coupled through the link 58. Therefore, for every memory access, 128 data bits will be coupled through the link 58. Alternatively, the link 58 may transfer only a 32-bit data word, but it may operate at four times the speed of the memory devices 70. Thus, for example, if the memory devices 70 operate at a rate of 500 MB/sec, the high-speed link 58 may couple data at a rate of 2 GB/sec. Other alternatives are also possible. For example, the high-speed link 58 may couple 64-bit data words at a rate of 1 GB/sec.

In the high memory depth mode, only one rank 74, 80, 86, 88 may be addressed at a time. In this mode, only 32 bits of data will be coupled to or from the memory module 54 with each memory access in contrast to the 128 bits of data coupled in the high bandwidth mode. However, since only one rank 74, 80, 86, 88 is addressed at a time, there will be 4 million addresses in the memory system 50, assuming that each memory device 70 stores 8 MB of data. Thus, in this mode, the address space is 4 times deeper than the address space in the high bandwidth mode. In the high memory depth mode, the high-speed link 58 can operate at a slower data rate than in the high bandwidth mode.

The memory hub 60 can also configure the memory module 54 to operate in a medium bandwidth, medium depth mode in which one pair of ranks 74, 80 are simultaneously accessed and the other pair of ranks 86, 88 are simultaneously accessed. In this mode, 64 bits of data are coupled through the high-speed link 58 with each memory access.

By allowing the memory hub 60 to configure the data format of the memory module 54, the data format can be optimized for a particular application being executed in a computer system or other electronic system containing the memory system 50. For example, when executing a graphics intensive application like a video game, the memory system 50 can be configured in the high bandwidth mode. When a computer system is executing a database application, for example, the memory system 50 can be configured in the high memory depth mode. The data format is therefore not fixed as in conventional memory systems.

Although all of the memory modules 54 a,b . . . n may be configured to operate using the same data format, different memory modules 54 a,b . . . n may be configured to operate using different data formats at the same time. For example, with reference to the memory map shown in FIG. 3, the first memory module 54 a is configured in the high memory depth mode optimized for performing input/output functions. In this mode, 32 data bits are coupled through the high-speed link 58 with each memory access. Therefore, the first memory module 54 a would be used for input/output functions by the application being executed in a computer system containing the memory system 50. The second memory module 54 b is configured in the high bandwidth mode so that it can handle graphics processing in an optimum manner. In this mode, 128 data bits are coupled through the high-speed link 58 with each memory access. An application being executed by a computer system containing the memory system 50 might therefore access the second memory module 54 b with a graphics processor (not shown). The third an fourth memory modules 54 c,d are configured in the medium bandwidth mode optimized to serve as system main memory for a computer system. In this mode, 64 data bits are coupled through the high-speed link 58 with each memory access. By configuring each memory module 54 with a different data format, an application being executed can operate in an optimum manner even though it requires different data formats to do so. Furthermore, the manner in which the different memory modules 54 are configured can change depending upon the nature of the application being executed by a computer system containing the memory system 50. For example, the memory system 50 may be configured from using its address space as shown in the memory map shown in FIG. 3 to a configuration in which the first two memory modules 54 a,b are configured for the high bandwidth mode and the second two memory modules 54 c,d are configured for the high memory depth mode.

As previously mentioned, the controller 60 is coupled to the memory modules 54 through the high-speed link 58 using a multi-drop topography. However, a controller 60′ may be coupled to several memory modules 54′ using the topology shown in FIG. 4 in which a separate high-speed link 58′ is coupled to each memory module 54′. This topography further increases the memory bandwidth because data may be coupled to the controller 60′ through each of the high-speed links 58′ in the maximum memory bandwidth format.

A computer system 100 using the memory system 50 shown in FIG. 2 is shown in FIG. 5. The computer system 100 includes a processor 104 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. The processor 104 includes a processor bus 106 that normally includes an address bus, a control bus, and a data bus. The processor bus 106 is typically coupled to cache memory 108, which is usually static random access memory (“SRAM”). Finally, the processor bus 106 is coupled to a system controller 110, which is also sometimes referred to as a “North Bridge” or “memory controller.”

The system controller 110 serves as a communications path to the processor 104 for a variety of other components. More specifically, the system controller 110 includes a graphics port that is typically coupled to a graphics controller 112, which is, in turn, coupled to a video monitor 114. The system controller 110 is also coupled to one or more input devices 1118, such as a keyboard or a mouse, to allow an operator to interface with the computer system 100. Typically, the computer system 100 also includes one or more output devices 120, such as a printer, coupled to the processor 104 through the system controller 110. One or more data storage devices 124 are also typically coupled to the processor 104 through the system controller 110 to allow the processor 104 to store data or retrieve data from internal or external storage media (not shown). Examples of typical storage devices 124 include hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs).

The system controller 110 is coupled to several of the memory modules 54 a,b . . . n through the high-speed link 58. The processor 104 accesses some of the memory modules 54 in the computer system 100 in a data format optimized for use as main memory. One of the memory modules 54 is directly accessed by the graphics controller 112, and this memory module is configured in the high bandwidth mode, as previously explained.

Although the computer system 100 uses the system controller 110 to generate memory requests that are coupled to the memory modules 54, other components that are either part of or separate from the system controller 110 may instead be used.

From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

Citations de brevets
Brevet cité Date de dépôt Date de publication Déposant Titre
US374225315 mars 197126 juin 1973Burroughs CorpThree state logic device with applications
US404578113 févr. 197630 août 1977Digital Equipment CorporationMemory module with selectable byte addressing for digital data processing system
US424014322 déc. 197816 déc. 1980Burroughs CorporationHierarchical multi-processor network for memory sharing
US424530621 déc. 197813 janv. 1981Burroughs CorporationSelection of addressed processor in a multi-processor network
US425314421 déc. 197824 févr. 1981Burroughs CorporationMulti-processor communication network
US425314621 déc. 197824 févr. 1981Burroughs CorporationModule for coupling computer-processors
US460870221 déc. 198426 août 1986Advanced Micro Devices, Inc.Method for digital clock recovery from Manchester-encoded signals
US470782321 juil. 198617 nov. 1987Chrysler Motors CorporationFiber optic multiplexed data acquisition system
US47245201 juil. 19859 févr. 1988United Technologies CorporationModular multiport data hub
US483152024 févr. 198716 mai 1989Digital Equipment CorporationBus interface circuit for digital data processor
US489180824 déc. 19872 janv. 1990Coherent Communication Systems Corp.Self-synchronizing multiplexer
US493012824 juin 198829 mai 1990Hitachi, Ltd.Method for restart of online computer system and apparatus for carrying out the same
US495393015 mars 19894 sept. 1990Ramtech, Inc.CPU socket supporting socket-to-socket optical communications
US524150614 nov. 199031 août 1993Kabushiki Kaisha ToshibaSemiconductor memory circuit apparatus
US52437035 mars 19927 sept. 1993Rambus, Inc.Apparatus for synchronously generating clock signals in a data processing system
US525130313 janv. 19895 oct. 1993International Business Machines CorporationSystem for DMA block data transfer based on linked control blocks
US526902222 mars 19917 déc. 1993Kabushiki Kaisha ToshibaMethod and apparatus for booting a computer system by restoring the main memory from a backup memory
US53135905 janv. 199017 mai 1994Maspar Computer CorporationSystem having fixedly priorized and grouped by positions I/O lines for interconnecting router elements in plurality of stages within parrallel computer
US531775216 nov. 199231 mai 1994Tandem Computers IncorporatedFault-tolerant computer system with auto-restart after power-fall
US531975530 sept. 19927 juin 1994Rambus, Inc.Integrated circuit I/O using high performance bus interface
US53275536 nov. 19925 juil. 1994Tandem Computers IncorporatedFault-tolerant computer system with /CONFIG filesystem
US53553916 mars 199211 oct. 1994Rambus, Inc.High speed bus system
US54328237 janv. 199411 juil. 1995Rambus, Inc.Method and circuitry for minimizing clock-data skew in a bus system
US543290712 mai 199211 juil. 1995Network Resources CorporationNetwork hub with integrated bridge
US544277011 juin 199315 août 1995Nec Electronics, Inc.Triple port cache memory
US546162724 déc. 199124 oct. 1995Rypinski; Chandos A.Access protocol for a common channel wireless network
US546522928 nov. 19947 nov. 1995Sun Microsystems, Inc.Single in-line memory module
US547937023 janv. 199526 déc. 1995Kabushiki Kaisha ToshibaSemiconductor memory with bypass circuit
US549747621 sept. 19935 mars 1996International Business Machines CorporationScatter-gather in data processing system
US550262131 mars 199426 mars 1996Hewlett-Packard CompanyMirrored pin assignment for two sided multi-chip layout
US554431911 oct. 19946 août 1996Encore Computer U.S., Inc.Fiber optic memory coupling system with converter transmitting and receiving bus data in parallel fashion and diagnostic data in serial fashion
US556632530 juin 199415 oct. 1996Digital Equipment CorporationMethod and apparatus for adaptive memory access
US55772203 oct. 199519 nov. 1996International Business Machines CorporationMethod for saving and restoring the state of a CPU executing code in protected mode including estimating the value of the page table base register
US558176728 nov. 19943 déc. 1996Nippon Sheet Glass Co., Ltd.Bus structure for multiprocessor system having separated processor section and control/memory section
US56067175 mars 199225 févr. 1997Rambus, Inc.Memory circuitry having bus interface for receiving information in packets and access time registers
US563833424 mai 199510 juin 1997Rambus Inc.Integrated circuit I/O using a high performance bus interface
US563853431 mars 199510 juin 1997Samsung Electronics Co., Ltd.Memory controller which executes read and write commands out of order
US56597982 févr. 199619 août 1997Blumrich; Matthias AugustinMethod and system for initiating and loading DMA controller registers by using user-level programs
US568732519 avr. 199611 nov. 1997Chang; WebApplication specific field programmable gate array
US570622410 oct. 19966 janv. 1998Quality Semiconductor, Inc.Content addressable memory and random access memory partition circuit
US571073322 janv. 199620 janv. 1998Silicon Graphics, Inc.Processor-inclusive memory module
US571545613 févr. 19953 févr. 1998International Business Machines CorporationMethod and apparatus for booting a computer system without pre-installing an operating system
US572970921 mars 199617 mars 1998Intel CorporationMemory controller with burst addressing circuit
US574861630 nov. 19955 mai 1998Square D CompanyData link module for time division multiplexing control systems
US57964136 déc. 199518 août 1998Compaq Computer CorporationGraphics controller utilizing video memory to provide macro command capability and enhanched command buffering
US58188446 juin 19966 oct. 1998Advanced Micro Devices, Inc.Address generation and data path arbitration to and from SRAM to accommodate multiple transmitted packets
US581930424 mars 19976 oct. 1998Iowa State University Research Foundation, Inc.Random access memory assembly
US582225530 janv. 199713 oct. 1998Fujitsu LimitedSemiconductor integrated circuit for supplying a control signal to a plurality of object circuits
US583225026 janv. 19963 nov. 1998Unisys CorporationMulti set cache structure having parity RAMs holding parity bits for tag data and for status data utilizing prediction circuitry that predicts and generates the needed parity bits
US58753523 nov. 199523 févr. 1999Sun Microsystems, Inc.Network switch interface
US587545424 juil. 199623 févr. 1999International Business Machiness CorporationCompressed data cache storage system
US588715911 déc. 199623 mars 1999Digital Equipment CorporationDynamically determining instruction hint fields
US58897143 nov. 199730 mars 1999Digital Equipment CorporationAdaptive precharge management for synchronous DRAM
US592834316 juin 199827 juil. 1999Rambus Inc.Method for assigning identification values to memories
US596394224 déc. 19965 oct. 1999Fujitsu LimitedPattern search apparatus and method
US596672411 janv. 199612 oct. 1999Micron Technology, Inc.Synchronous memory device with dual page and burst mode operations
US597393526 août 199826 oct. 1999Micron Technology, Inc.Interdigitated leads-over-chip lead frame for supporting an integrated circuit die
US597395119 juin 199726 oct. 1999Sun Microsystems, Inc.Single in-line memory module
US597856727 juil. 19942 nov. 1999Instant Video Technologies Inc.System for distribution of interactive multimedia and linear programs by enabling program webs which include control scripts to define presentation by client transceiver
US59871966 nov. 199716 nov. 1999Micron Technology, Inc.Semiconductor structure having an optical signal path in a substrate and method for forming the same
US601174123 juil. 19984 janv. 2000Sandisk CorporationComputer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US602372620 janv. 19988 févr. 2000Netscape Communications CorporationUser configurable prefetch control system for enabling client to prefetch documents from a network server
US60292509 sept. 199822 févr. 2000Micron Technology, Inc.Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
US603124131 déc. 199729 févr. 2000University Of Central FloridaCapillary discharge extreme ultraviolet lamp source for EUV microlithography and other related applications
US603395123 oct. 19967 mars 2000United Microelectronics Corp.Process for fabricating a storage capacitor for semiconductor memory devices
US603863024 mars 199814 mars 2000International Business Machines CorporationShared access control device for integrated system with multiple functional units accessing external structures over multiple data buses
US606126329 déc. 19989 mai 2000Intel CorporationSmall outline rambus in-line memory module
US606129617 août 19989 mai 2000Vanguard International Semiconductor CorporationMultiple data clock activation with programmable delay for use in multiple CAS latency memory devices
US606726211 déc. 199823 mai 2000Lsi Logic CorporationRedundancy analysis for embedded memories with built-in self test and built-in self repair
US606764910 juin 199823 mai 2000Compaq Computer CorporationMethod and apparatus for a low power self test of a memory subsystem
US607319018 juil. 19976 juin 2000Micron Electronics, Inc.System for dynamic buffer allocation comprising control logic for controlling a first address buffer and a first data buffer as a matched pair
US607613930 sept. 199713 juin 2000Compaq Computer CorporationMultimedia computer architecture with multi-channel concurrent memory access
US60790083 avr. 199820 juin 2000Patton Electronics Co.Multiple thread multiple data predictive coded parallel processing system and method
US609215813 juin 199718 juil. 2000Intel CorporationMethod and apparatus for arbitrating between command streams
US609815818 déc. 19971 août 2000International Business Machines CorporationSoftware-enabled fast boot
US610507522 mai 199815 août 2000Adaptec, Inc.Scatter gather memory system for a hardware accelerated command interpreter engine
US611175716 janv. 199829 août 2000International Business Machines Corp.SIMM/DIMM memory module
US61254319 juin 199726 sept. 2000Oki Electric Industry Co., Ltd.Single-chip microcomputer using adjustable timing to fetch data from an external memory
US61287035 sept. 19973 oct. 2000Integrated Device Technology, Inc.Method and apparatus for memory prefetch operation of volatile non-coherent data
US613114923 mars 199910 oct. 2000Oak Technology, Inc.Apparatus and method for reading data from synchronous memory with skewed clock pulses
US61346248 juin 199817 oct. 2000Storage Technology CorporationHigh bandwidth cache system
US61377094 févr. 200024 oct. 2000Intel CorporationSmall outline memory module
US614458722 juin 19997 nov. 2000Nec CorporationSemiconductor memory device
US614503317 juil. 19987 nov. 2000Seiko Epson CorporationManagement of display FIFO requests for DRAM access wherein low priority requests are initiated when FIFO level is below/equal to high threshold value
US616746520 mai 199826 déc. 2000Aureal Semiconductor, Inc.System for managing multiple DMA connections between a peripheral device and a memory and performing real-time operations on data carried by a selected DMA connection
US616748618 nov. 199626 déc. 2000Nec Electronics, Inc.Parallel access virtual channel memory system with cacheable channels
US61755719 déc. 199716 janv. 2001Network Peripherals, Inc.Distributed memory switching hub
US618535224 févr. 20006 févr. 2001Siecor Operations, LlcOptical fiber ribbon fan-out cables
US618567630 sept. 19976 févr. 2001Intel CorporationMethod and apparatus for performing early branch prediction in a microprocessor
US618640020 mars 199813 févr. 2001Symbol Technologies, Inc.Bar code reader with an integrated scanning component module mountable on printed circuit board
US619166322 déc. 199820 févr. 2001Intel CorporationEcho reduction on bit-serial, multi-drop bus
US62017249 nov. 199913 mars 2001Nec CorporationSemiconductor memory having improved register array access speed
US620818013 oct. 199827 mars 2001Intel CorporationCore clock correction in a 2/N mode clocking scheme
US621259013 mars 19983 avr. 2001Compaq Computer CorporationComputer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base
US621972528 août 199817 avr. 2001Hewlett-Packard CompanyMethod and apparatus for performing direct memory access transfers involving non-sequentially-addressable memory locations
US622330130 sept. 199724 avr. 2001Compaq Computer CorporationFault tolerant memory
US6233376 *18 mai 199915 mai 2001The United States Of America As Represented By The Secretary Of The NavyEmbedded fiber optic circuit boards and integrated circuits
US624376918 juil. 19975 juin 2001Micron Technology, Inc.Dynamic buffer allocation for a computer system
US624383131 oct. 19985 juin 2001Compaq Computer CorporationComputer system with power loss protection mechanism
US62466186 nov. 200012 juin 2001Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit capable of testing and substituting defective memories and method thereof
US6889304 *22 nov. 20023 mai 2005Rambus Inc.Memory device supporting a dynamically configurable core organization
US20030043426 *30 août 20016 mars 2003Baker R. J.Optical interconnect in high-speed memory systems
US20030227798 *7 juin 200211 déc. 2003Pax George EReduced power registered memory module and method
Citations hors brevets
Référence
1"Free On-Line Dictionary of Computing" entry Flash Erasable Programmable Read-Only Memory, online May 17, 2004 [http://foldoc.doc.ic.ac.uk/foldoc/foldoc/.cgi?flash+memory].
2Intel, "Flash Memory PCI Add-In Card for Embedded Systems", Application Note AP-758, Sep., 1997, pp. i-13.
3Intel, "Intel 840 Chipset: 82840 Memory Controller Hub (MCH)", Datasheet, Oct. 1999, pp. 1-178.
4Micron Technology, Inc., Synchronous DRAM Module 512MB/1GB (x72, ECC) 168-PIN Registered FBGA SDRAM DIMM, Micron Technology, Inc., 2002, pp. 1-23.
5Shanley, T. et al., "PCI System Architecture", Third Edition, Mindshare, Inc., 1995, pp. 24-25.
Référencé par
Brevet citant Date de dépôt Date de publication Déposant Titre
US7289347 *18 févr. 200530 oct. 2007Micron Technology, Inc.System and method for optically interconnecting memory devices
US7289386 *1 juil. 200530 oct. 2007Netlist, Inc.Memory module decoder
US747725715 déc. 200513 janv. 2009Nvidia CorporationApparatus, system, and method for graphics memory hub
US753253719 janv. 200612 mai 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translation
US75588875 sept. 20077 juil. 2009International Business Machines CorporationMethod for supporting partial cache line read and write operations to a memory module to reduce read and write data traffic on a memory channel
US758430831 août 20071 sept. 2009International Business Machines CorporationSystem for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel
US761991227 sept. 200717 nov. 2009Netlist, Inc.Memory module decoder
US763627420 mars 200922 déc. 2009Netlist, Inc.Memory module with a circuit providing load isolation and memory domain translation
US77177521 juil. 200818 mai 2010International Business Machines Corporation276-pin buffered memory module with enhanced memory system interconnect and features
US777007724 janv. 20083 août 2010International Business Machines CorporationUsing cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
US7809913 *27 juin 20075 oct. 2010International Business Machines CorporationMemory chip for high capacity memory subsystem supporting multiple speed bus
US781849731 août 200719 oct. 2010International Business Machines CorporationBuffered memory module supporting two independent memory channels
US781851227 juin 200719 oct. 2010International Business Machines CorporationHigh capacity memory subsystem architecture employing hierarchical tree configuration of memory modules
US7822936 *27 juin 200726 oct. 2010International Business Machines CorporationMemory chip for high capacity memory subsystem supporting replication of command data
US784074831 août 200723 nov. 2010International Business Machines CorporationBuffered memory module with multiple memory device data interface ports supporting double the memory capacity
US786101431 août 200728 déc. 2010International Business Machines CorporationSystem for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
US786462712 oct. 20094 janv. 2011Netlist, Inc.Memory module decoder
US786567431 août 20074 janv. 2011International Business Machines CorporationSystem for enhancing the memory bandwidth available through a memory module
US78811502 déc. 20091 févr. 2011Netlist, Inc.Circuit providing load isolation and memory domain translation for memory module
US789998331 août 20071 mars 2011International Business Machines CorporationBuffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
US7921264 *27 juin 20075 avr. 2011International Business Machines CorporationDual-mode memory chip for high capacity memory subsystem
US7921271 *27 juin 20075 avr. 2011International Business Machines CorporationHub for supporting high capacity memory subsystem
US792582424 janv. 200812 avr. 2011International Business Machines CorporationSystem to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
US792582524 janv. 200812 avr. 2011International Business Machines CorporationSystem to support a full asynchronous interface within a memory hub device
US792582624 janv. 200812 avr. 2011International Business Machines CorporationSystem to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
US793046924 janv. 200819 avr. 2011International Business Machines CorporationSystem to provide memory system power reduction without reducing overall memory system performance
US793047024 janv. 200819 avr. 2011International Business Machines CorporationSystem to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
US799664121 mars 20089 août 2011International Business Machines CorporationStructure for hub for supporting high capacity memory subsystem
US80199195 sept. 200713 sept. 2011International Business Machines CorporationMethod for enhancing the memory bandwidth available through a memory module
US801994927 juin 200713 sept. 2011International Business Machines CorporationHigh capacity memory subsystem architecture storing interleaved data for reduced bus speed
US803725821 mars 200811 oct. 2011International Business Machines CorporationStructure for dual-mode memory chip for high capacity memory subsystem
US803727021 mars 200811 oct. 2011International Business Machines CorporationStructure for memory chip for high capacity memory subsystem supporting replication of command data
US803727221 mars 200811 oct. 2011International Business Machines CorporationStructure for memory chip for high capacity memory subsystem supporting multiple speed bus
US808248231 août 200720 déc. 2011International Business Machines CorporationSystem for performing error correction operations in a memory hub device of a memory module
US808693631 août 200727 déc. 2011International Business Machines CorporationPerforming error correction at a memory device level that is transparent to a memory channel
US812704912 mars 200828 févr. 2012Matrox Graphics Inc.Input/output pin allocation for data streams of variable widths
US814093624 janv. 200820 mars 2012International Business Machines CorporationSystem for a combined error correction code and cyclic redundancy check code for a memory channel
US81940853 déc. 20085 juin 2012Nvidia CorporationApparatus, system, and method for graphics memory hub
US826117413 janv. 20094 sept. 2012International Business Machines CorporationProtecting and migrating memory lines
US861283931 juil. 201217 déc. 2013International Business Machines CorporationProtecting and migrating memory lines
US20140092683 *2 oct. 20123 avr. 2014Fusion-IoAdjustable read time for memory
Classifications
Classification aux États-Unis711/5, 711/170, 711/E12.086
Classification internationaleG06F12/06, G06F13/16, G06F12/00
Classification coopérativeG06F13/1694, G06F12/0661, G06F13/4239, G06F13/1684
Classification européenneG06F13/16D6, G06F13/42C3A, G06F13/16D9, G06F12/06K2D
Événements juridiques
DateCodeÉvénementDescription
12 mars 2014FPAYFee payment
Year of fee payment: 8
8 avr. 2010FPAYFee payment
Year of fee payment: 4
4 janv. 2010ASAssignment
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100204;REEL/FRAME:23786/416
Effective date: 20091223
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:23786/416
Effective date: 20091223
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100211;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100304;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100318;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100325;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:23786/416
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
19 juin 2003ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, TERRY R.;JEDDELOH, JOSEPH M.;REEL/FRAME:014226/0640
Effective date: 20030604