US7170170B2 - Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package - Google Patents

Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package Download PDF

Info

Publication number
US7170170B2
US7170170B2 US10/976,427 US97642704A US7170170B2 US 7170170 B2 US7170170 B2 US 7170170B2 US 97642704 A US97642704 A US 97642704A US 7170170 B2 US7170170 B2 US 7170170B2
Authority
US
United States
Prior art keywords
bump
unit
semiconductor package
semiconductor chip
pcb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/976,427
Other versions
US20050224991A1 (en
Inventor
Yong-Woon Yeo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nepes Co Ltd
Original Assignee
Nepes Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nepes Co Ltd filed Critical Nepes Co Ltd
Assigned to NEPES CO., LTD. reassignment NEPES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YEO, YONG-WOON
Publication of US20050224991A1 publication Critical patent/US20050224991A1/en
Application granted granted Critical
Publication of US7170170B2 publication Critical patent/US7170170B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • D—TEXTILES; PAPER
    • D21—PAPER-MAKING; PRODUCTION OF CELLULOSE
    • D21H—PULP COMPOSITIONS; PREPARATION THEREOF NOT COVERED BY SUBCLASSES D21C OR D21D; IMPREGNATING OR COATING OF PAPER; TREATMENT OF FINISHED PAPER NOT COVERED BY CLASS B31 OR SUBCLASS D21G; PAPER NOT OTHERWISE PROVIDED FOR
    • D21H27/00—Special paper not otherwise provided for, e.g. made by multi-step processes
    • D21H27/18—Paper- or board-based structures for surface covering
    • D21H27/20—Flexible structures being applied by the user, e.g. wallpaper
    • D—TEXTILES; PAPER
    • D21—PAPER-MAKING; PRODUCTION OF CELLULOSE
    • D21H—PULP COMPOSITIONS; PREPARATION THEREOF NOT COVERED BY SUBCLASSES D21C OR D21D; IMPREGNATING OR COATING OF PAPER; TREATMENT OF FINISHED PAPER NOT COVERED BY CLASS B31 OR SUBCLASS D21G; PAPER NOT OTHERWISE PROVIDED FOR
    • D21H17/00—Non-fibrous material added to the pulp, characterised by its constitution; Paper-impregnating material characterised by its constitution
    • D21H17/63—Inorganic compounds
    • D21H17/65—Acid compounds
    • D—TEXTILES; PAPER
    • D21—PAPER-MAKING; PRODUCTION OF CELLULOSE
    • D21H—PULP COMPOSITIONS; PREPARATION THEREOF NOT COVERED BY SUBCLASSES D21C OR D21D; IMPREGNATING OR COATING OF PAPER; TREATMENT OF FINISHED PAPER NOT COVERED BY CLASS B31 OR SUBCLASS D21G; PAPER NOT OTHERWISE PROVIDED FOR
    • D21H21/00—Non-fibrous material added to the pulp, characterised by its function, form or properties; Paper-impregnating or coating material, characterised by its function, form or properties
    • D21H21/14—Non-fibrous material added to the pulp, characterised by its function, form or properties; Paper-impregnating or coating material, characterised by its function, form or properties characterised by function or properties in or on the paper
    • D21H21/36—Biocidal agents, e.g. fungicidal, bactericidal, insecticidal agents
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H01L2224/11472—Profile of the lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H01L2224/11474—Multilayer masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13017—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers

Definitions

  • the present invention relates to a bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package.
  • a semiconductor package fabricated by wire boding is larger in size than a semiconductor chip because electrode terminals of a printed circuit board (PCB) and electrode pads of the semiconductor chip are electrically connected by a conductive wire.
  • PCB printed circuit board
  • wire bonding requires a long time, which is disadvantageous in a slim and lightweight shape and a mass production.
  • a flip chip ball grid array method is applied to the semiconductor package using the solder bumps, and a chip-on-glass method is applied to the semiconductor package using the metal bumps.
  • the flip chip ball grid array method fabricates a semiconductor package by electrically connecting solder bumps contacting electrode pads of a semiconductor chip to pads of a substrate, underfilling the solder bumps to be protected from external environment or mechanical problems, and adhering solder balls to the rear surface of the substrate which the semiconductor chip contacts to be electrically connected to electrode terminals of a PCB.
  • the chip-on-glass method fabricates a semiconductor package by electrically connecting electrode pads of a semiconductor chip to electrode terminals of a PCB through metal bumps contacting the electrode pads of the semiconductor chip, by thermocompression bonding and hardening the metal bumps to the electrode terminals of the PCB by the medium of a polymer containing anisotropic conductive particles.
  • FIG. 1 is an exemplary diagram illustrating the semiconductor package using the metal bump.
  • the semiconductor package includes a semiconductor chip 20 on which an electrode pad 10 has been formed, a protecting film 30 formed on the surface of the semiconductor chip 20 , for selectively exposing the electrode pad 10 , a metal adhering layer 40 formed on the electrode pad 10 , and extended from the upper portion of the electrode pad 10 to the upper portion of the protecting film 30 around the electrode pad 10 , a metal bump 50 formed on the metal adhering layer 40 , and a PCB 70 on which an electrode terminal 60 contacting the top surface of the metal bump 50 has been formed.
  • the metal bump 50 is formed to contact the electrode pad 10 of the semiconductor chip 20 , and thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of a polymer (not shown) containing anisotropic conductive particles, thereby electrically connecting the electrode pad 10 of the semiconductor chip 20 to the electrode terminal 60 of the PCB 70 .
  • a transmission distance of electric signals is reduced to obtain a high speed, and a size of the semiconductor package is reduced, which is advantageous in a slim and lightweight shape.
  • a semiconductor process can be applied to the semiconductor chip 20 . It is thus possible to minimize a pitch between the electrode pads 10 and a pitch between the bumps 50 . Conversely, the semiconductor process cannot be applied to the PCB 70 . It is this difficult to reduce a size of lines and electrode terminals 60 .
  • the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are minimized, the pitch between the bumps 50 does not correspond to the pitch between the electrode terminals 60 of the PCB 70 , to cause contact failure. Accordingly, the bump 50 contacts the patterned lines adjacent to the electrode terminals 60 of the PCB 70 .
  • the metal adhering layer 40 is formed on the electrode pad 10 of the semiconductor chip 20 selectively exposed by the protecting film 30 , and the metal bump 50 is formed by plating.
  • the metal adhering layer 40 is extended from the upper portion of the electrode pad 10 to the upper portion of the protecting film 30 around the electrode pad 10 .
  • the metal bump 50 is formed on the metal adhering layer 40 . The center of the top surface of the metal bump 50 is more caved than the edges thereof.
  • the metal bump 50 is thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of the polymer containing anisotropic conductive particles, an electric contact resistance between the metal bump 50 and the electrode terminal 60 of the PCB 70 is increased, and an adhesion property thereof is deteriorated.
  • FIG. 2 is an exemplary diagram illustrating the bump 50 and the electrode terminal 60 of the PCB 70 coupled through a solder cap formed on the top surface of the bump 50 in FIG. 1 .
  • the metal bump 50 contacts the electrode terminal 60 of the PCB 70 through the solder cap 80 formed on its top surface.
  • the solder cap 80 formed on the top surface of the bump 50 generates alpha particles by radiation during the process for fabricating the semiconductor package, thereby causing mis-operation of the semiconductor chip 20 .
  • the bump 50 is formed with a set height H by a photosensitive photoresist, and thus the solder cap 80 is separated from the semiconductor chip 20 by the set height H, to prevent mis-operation of the semiconductor chip 20 by alpha particles.
  • the sidewalls of the bump 50 formed by the photosensitive photoresist are not vertical but inclined at a predetermined angle. In order to form the bump 50 with the preset height H, it is necessary to obtain a sufficient area of bump 50 contacting the electrode pad 10 of the semiconductor chip 20 . When the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50 .
  • the solder cap 80 contacts the electrode terminal 60 of the PCB 70 , the solder cap 80 is pressed flat. Accordingly, if the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50 .
  • the conventional semiconductor package is disadvantageous in a slim and lightweight shape with multi-pin of the semiconductor chip 20 .
  • an object of the present invention is to provide a bump for a semiconductor package which can electrically connect electrode terminals of a PCB to electrode pads of a semiconductor chip with high reliability and excellent electrical properties, a semiconductor package applying the bump, and a method for fabricating the semiconductor package.
  • a bump for a semiconductor package including: a metal adhering layer formed on the surface of a semiconductor chip; a first bump unit formed on the metal adhering layer; and a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit.
  • a semiconductor package includes: a semiconductor chip on which an electrode pad has been formed; a protecting film formed on the surface of the semiconductor chip, for selectively exposing the electrode pad; a metal adhering layer formed on the electrode pad, and extended from the upper portion of the electrode pad to the upper portion of the protecting film around the electrode pad; a first bump unit formed on the metal adhering layer; a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit; and a PCB on which an electrode terminal contacting the top surface of the second bump unit has been formed.
  • a method for fabricating a semiconductor package includes the steps of: forming a metal adhering layer on a semiconductor chip on which at least one electrode pad selectively exposed by a protecting film has been formed; forming a first photosensitive photoresist on the metal adhering layer, and performing whole light exposure thereon; forming a second photosensitive photoresist on the whole light exposed first photosensitive photoresist, and performing local light exposure thereon; developing the second photosensitive photoresist and the first photosensitive photoresist; forming a bump on the metal adhering layer exposed by developing the second photosensitive photoresist and the first photosensitive photoresist, and removing the second photosensitive photoresist and the first photosensitive photoresist; etching the metal adhering layer exposed by removing the first photosensitive photoresist and the second photosensitive photoresist; and making the electrode terminal of the PCB contact the top surface of the bump.
  • FIG. 1 is an exemplary diagram illustrating a conventional semiconductor package using a metal bump
  • FIG. 2 is an exemplary diagram illustrating a bump and an electrode terminal of a PCB coupled through a solder cap formed on the top surface of the bump in FIG. 1 ;
  • FIG. 3 is an exemplary diagram illustrating a semiconductor package using a metal bump in accordance with a preferred embodiment of the present invention
  • FIGS. 4A and 4B are exemplary diagrams illustrating a second bump unit and an electrode terminal of a PCB coupled through a solder cap formed on the top surface of the second bump unit in FIG. 3 ;
  • FIGS. 5 a to 5 h are exemplary diagrams illustrating sequential steps of a method for fabricating a semiconductor package in accordance with a preferred embodiment of the present invention.
  • a bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package in accordance with the preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings.
  • FIG. 3 is an exemplary diagram illustrating a semiconductor package using a metal bump in accordance with the present invention.
  • the semiconductor package includes a semiconductor chip 120 on which an electrode pad 110 has been formed, a protecting film 130 formed on the surface of the semiconductor chip 120 , for selectively exposing the electrode pad 110 , a metal adhering layer 140 formed on the electrode pad 110 , and extended from the upper portion of the electrode pad 110 to the upper portion of the protecting film 130 around the electrode pad 110 , a first bump unit 150 A formed on the metal adhering layer 140 , a second bump unit 150 B formed on the first bump unit 150 A with a smaller width than the first bump unit 150 A, and a PCB 170 on which an electrode terminal 160 contacting the top surface of the second bump unit 150 B has been formed.
  • the second bump unit 150 B is thermocompression bonded and hardened to the electrode terminal 160 of the PCB 170 by the medium of a polymer containing anisotropic conductive particles, thereby electrically connecting the electrode pad 110 of the semiconductor chip 120 to the electrode terminal 160 of the PCB 170 . Therefore, as compared with the general semiconductor package fabricated by wire bonding, a transmission distance of electric signals is reduced to obtain a high speed, and a size of the semiconductor package is reduced, which is advantageous in a slim and lightweight shape.
  • the polymer containing anisotropic conductive particles can be prepared by using a thermosetting resin or a thermosetting and thermoplastic resin.
  • the thermosetting resin or the thermosetting and thermoplastic resin includes spherical or angular conductive metal balls being composed of one of Au, Ni, Ag and Cu and having a grain size of 0.5 to 10 mm.
  • Exemplary polymers containing anisotropic conductive particles include a liquid phase anisotropic conductive adhesive and a solid phase anisotropic conductive film quasi-hardened in a predetermined shape.
  • the second bump unit 150 B has a smaller width than the first bump unit 150 A, to minimize a pitch between the electrode pads 110 of the semiconductor chip 120 and a pitch between the bumps 150 A and 150 B. Accordingly, the semiconductor chip 120 is advantageous in a slim and lightweight shape with multi-pin.
  • a semiconductor process can be applied to the semiconductor chip 120 . It is thus possible to minimize the pitch between the electrode pads 110 and the pitch between the first and second bump units 150 A and 150 B. Conversely, the semiconductor process cannot be applied to the PCB 170 . It is this difficult to reduce a size of lines and electrode terminals 160 .
  • contact failure is restricted even when the pitch between the electrode pads 110 of the semiconductor chip 120 does not correspond to the pitch between the electrode terminals 160 of the PCB 170 , by reducing the width of the second bump unit 150 B connected to the electrode terminal 160 of the PCB 170 .
  • the second bump unit 150 B is prevented from contacting lines adjacent to the electrode terminal 160 of the PCB 170 .
  • the metal bump 50 having its top center more caved than its edges is thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of the polymer containing anisotropic conductive particles, which increases an electric contact resistance between the metal bump 50 and the electrode terminal 60 of the PCB 70 , and deteriorates an adhesion property thereof.
  • the second bump unit 150 B connected to the electrode terminal 160 of the PCB 170 has a smaller width than the first bump unit 150 B, so that the top surface of the second bump unit 150 B can be formed flat.
  • the second bump unit 150 B having the flat surface is thermocompression bonded and hardened to the electrode terminal 160 of the PCB 170 by the medium of the polymer containing anisotropic conductive particles, thereby minimizing the electric contact resistance between the second bump unit 150 B and the electrode terminal 160 of the PCB 170 , and preventing deterioration of the adhesion property thereof.
  • the width of the second bump unit 150 B is smaller than that of the first bump unit 150 A by 10 to 150 mm.
  • FIG. 4A is an exemplary diagram illustrating the second bump unit 150 B and the electrode terminal 160 of the PCB 170 coupled through a solder cap formed on the top surface of the second bump unit 150 B in FIG. 3 .
  • the second bump unit 150 B contacts the electrode terminal 160 of the PCB 170 through the solder cap 180 formed on its top surface.
  • the solder cap 180 is composed of one of Pb/Sn, Sn/(5%)Pb and Sn/(2.5)Ag, or an alloy prepared by adding at least one of Zn, In, Cu, Ag, Au, Bi and P to Sn or Pb.
  • the solder cap 180 generates alpha particles by radiation during the process for fabricating the semiconductor package, thereby causing mis-operation of the semiconductor chip 120 . Therefore, the mis-operation of the semiconductor chip 120 by alpha particles of the solder cap 80 must be prevented by separating the solder cap 180 from the semiconductor chip 120 by a set height H.
  • the sidewalls of the bump 50 are inclined at a predetermined angle. It is thus necessary to obtain a sufficient area of bump 50 contacting the electrode pad 10 of the semiconductor chip 20 .
  • the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50 .
  • the solder cap 80 contacts the electrode terminal 60 of the PCB 70 , the solder cap 80 is pressed flat. Accordingly, if the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50 .
  • the semiconductor chip 20 is disadvantageous in a slim and lightweight shape with multi-pin.
  • the first bump unit 150 A contacting the electrode pad 110 of the semiconductor chip 120 is formed through the metal adhering layer 140 , and the second bump unit 150 B contacting the electrode terminal 160 of the PCB 170 is formed on the first bump unit 150 A with a smaller width than the first bump unit 150 A, to compose the bump 150 A and 150 B.
  • the bump 150 A and 150 B can be formed with the set height H, without increasing the area of the first bump unit 150 A.
  • the solder cap 180 formed on the second bump unit 150 B contacts the electrode terminal 160 of the PCB 170 , even if the solder cap 180 is pressed flat, shorts do not occur between the adjacent bumps.
  • the first bump unit 150 A and the second bump unit 150 B can be formed to have the same height H/2 or different height.
  • the semiconductor package is advantageous in a slim and lightweight shape with multi-pin of the semiconductor chip 120 .
  • the bump 150 A and 150 B is composed of Au, Sn/37Pb, Sn/95Pb, Cu, Sn/Ag or Ni. Electric electrolytic plating, Au-stud, electroless plating or stencil printing can be applied to form the bump 150 A and 150 B.
  • a diffusion barrier film ( 180 A, FIG. 4B ) can be further formed on the surface of the final copper bump 150 to prevent diffusion between the copper bump 150 and solder cap 180 (and/or between the electrode terminal 160 of the PCB 170 and the solder cap 180 ) to improve an adhesion property thereof.
  • the diffusion barrier film is composed of one of Ni, V and P, or an alloy containing at least one of Ni, V and P.
  • FIGS. 5 a to 5 h are exemplary diagrams illustrating sequential steps of a method for fabricating a semiconductor package in accordance with the present invention. The method for fabricating the semiconductor package will now be described in detail with reference to FIGS. 5 a to 5 h.
  • a protecting film 230 is formed on the top surface of a semiconductor chip 220 on which an electrode pad 210 has been formed, and selectively etched to expose the electrode pad 210 .
  • a metal adhering layer 240 is formed on the protecting film 230 on which the electrode pad 210 has been exposed.
  • the metal adhering layer 240 is formed at a thickness of 100 to 20000 ⁇ according to sputtering, thermal deposition or electron beam deposition.
  • the electrode pad 210 can be composed of a metal such as Ti, Al, Cr or Cu, or an alloy containing at least one of Ti, Al, Cr and Cu.
  • the metal adhering layer 240 can be composed of a metal containing at least one of TiW, Ti, Cr, Ni, V, Bi, Cu and Au having an excellent wetting property to the electrode pad 210 of the semiconductor chip 220 .
  • the metal adhering layer 240 consists of a base layer composed of TiW, Ti or Cr, a diffusion barrier layer composed of Ni, and an anti-oxidation layer composed of Au.
  • a first photosensitive photoresist PR 1 is formed on the metal adhering layer 240 , and whole light exposure is performed thereon.
  • the first photosensitive photoresist PR 1 is a positive type.
  • a second photosensitive photoresist PR 2 is formed on the first photosensitive photoresist PR 1 , and local light exposure is performed thereon by using a mask MK 1 for selectively transmitting and intercepting light.
  • the second photosensitive photoresist PR 2 is a positive type. Patterns for transmitting light to the region of the semiconductor chip 220 on which the electrode pad 210 has been formed can be formed on the mask MK 1 .
  • the second photosensitive photoresist PR 2 and the first photosensitive photoresist PR 1 are developed to expose the metal adhering layer 240 .
  • the whole light exposed first photosensitive photoresist PR 1 is developed wider than the local light exposed second photosensitive photoresist PR 2 .
  • a bump 250 consisting of a first bump unit 250 A and a second bump unit 250 B is formed according to electric electrolytic plating or electroless plating on the metal adhering layer 240 exposed by developing the first photosensitive photoresist PR 1 and the second photosensitive photoresist PR 2 .
  • the bump 250 formed according to electric electrolytic plating or electroless plating fills the developed regions of the first photosensitive photoresist PR 1 and the second photosensitive photoresist PR 2 .
  • the first bump unit 250 A filling the developed region of the first photosensitive photoresist PR 1 has a larger width than the second bump unit 250 B filling the developed region of the second photosensitive photoresist PR 2 .
  • solder cap ( 180 ) is formed on the top surface of the second bump unit ( 150 B) as shown in FIG. 4A , the solder cap is formed after the bump 250 .
  • the second photosensitive photoresist PR 2 and the first photosensitive photoresist PR 1 are removed.
  • the metal adhering layer 240 is etched by using the bump 250 as a mask.
  • the metal adhering layer 240 is etched according to wet etching using chemicals or dry etching using a physical method.
  • a polymer containing anisotropic conductive particles is disposed between the second bump unit 250 B and an electrode terminal of a PCB, and thermocompression bonded and hardened, so that the electrode terminal of the PCB can contact the top surface of the second bump unit 250 B.
  • solder cap is formed on the top surface of the second bump unit 250 B, the solder cap and the electrode terminal of the PCB are compressed and bonded at a temperature ranging from 100 to 400° C.
  • the bump 250 is formed according to electric electrolytic plating or electroless plating.
  • the bump 250 can also be formed according to Au-stud or stencil printing.
  • the present invention may be embodied in several forms by those skilled in this field without departing from the major technical ideas thereof, such as the structure of the bump 250 in which the second bump unit 250 B has a smaller width than the first bump unit 250 A.
  • the second bump unit contacting the electrode terminal of the PCB has a smaller width than the first bump unit contacting the electrode pad of the semiconductor chip through the metal adhering layer.
  • the pitch between the electrode pads of the semiconductor chip does not correspond to the pitch between the electrode terminals of the PCB, contact reliability can be improved by the bump.
  • the bump does not contact the lines adjacent to the electrode terminal of the PCB, thereby preventing the mis-operation of the semiconductor package. Accordingly, the pitch between the electrode pads of the semiconductor chip and the pitch between the bumps are minimized, and thus the semiconductor chip is advantageous in a slim and lightweight shape with multi-pin.
  • the top surface of the second bump unit contacting the electrode terminal of the PCB is formed flat to minimize the electric contact resistance between the second bump unit and the electrode terminal of the PCB and prevent deterioration of the adhesion property thereof.
  • the bump can be formed with the preset height without increasing the area of the first bump unit. Therefore, shorts do not occur between the adjacent bumps.
  • the solder cap formed on the second bump unit contacts the electrode terminal of the PCB, even if the solder cap is pressed flat, shorts do not occur between the adjacent bumps.
  • the semiconductor chip is advantageous in a slim and lightweight shape with multi-pin.

Abstract

The present invention discloses a bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package. As a second bump unit contacting an electrode terminal of a PCB has a smaller width than a first bump unit contacting an electrode pad of a semiconductor chip through a metal adhering layer, even if a pitch between the electrode pads of the semiconductor chip does not correspond to the pitch between the electrode terminals of the PCB, contact reliability is improved by the bump. In addition, the bump does not contact lines adjacent to the electrode terminal of the PCB, thereby preventing a mis-operation of the semiconductor package. Accordingly, the pitch between the electrode pads of the semiconductor chip and the pitch between the bumps can be minimized.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This U.S. non-provisional application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 2004-24217 filed Apr. 8, 2004, the contents of which are incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package.
2. Description of the Background Art
In general, a semiconductor package fabricated by wire boding is larger in size than a semiconductor chip because electrode terminals of a printed circuit board (PCB) and electrode pads of the semiconductor chip are electrically connected by a conductive wire. In addition, wire bonding requires a long time, which is disadvantageous in a slim and lightweight shape and a mass production.
According to high integration, high performance and high speed tendencies of the semiconductor chip, there have been various attempts for a slim and lightweight shape and mass production of the semiconductor package. For example, there has been suggested a semiconductor package in which electrode pads of a semiconductor chip are electrically to electrode terminals of a PCB through solder or metal bumps formed on the electrode pads of the semiconductor chip.
Normally, a flip chip ball grid array method is applied to the semiconductor package using the solder bumps, and a chip-on-glass method is applied to the semiconductor package using the metal bumps.
The flip chip ball grid array method fabricates a semiconductor package by electrically connecting solder bumps contacting electrode pads of a semiconductor chip to pads of a substrate, underfilling the solder bumps to be protected from external environment or mechanical problems, and adhering solder balls to the rear surface of the substrate which the semiconductor chip contacts to be electrically connected to electrode terminals of a PCB.
The chip-on-glass method fabricates a semiconductor package by electrically connecting electrode pads of a semiconductor chip to electrode terminals of a PCB through metal bumps contacting the electrode pads of the semiconductor chip, by thermocompression bonding and hardening the metal bumps to the electrode terminals of the PCB by the medium of a polymer containing anisotropic conductive particles.
FIG. 1 is an exemplary diagram illustrating the semiconductor package using the metal bump. Referring to FIG. 1, the semiconductor package includes a semiconductor chip 20 on which an electrode pad 10 has been formed, a protecting film 30 formed on the surface of the semiconductor chip 20, for selectively exposing the electrode pad 10, a metal adhering layer 40 formed on the electrode pad 10, and extended from the upper portion of the electrode pad 10 to the upper portion of the protecting film 30 around the electrode pad 10, a metal bump 50 formed on the metal adhering layer 40, and a PCB 70 on which an electrode terminal 60 contacting the top surface of the metal bump 50 has been formed.
As described above, in the semiconductor package fabricated according to the chip-on-glass method, the metal bump 50 is formed to contact the electrode pad 10 of the semiconductor chip 20, and thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of a polymer (not shown) containing anisotropic conductive particles, thereby electrically connecting the electrode pad 10 of the semiconductor chip 20 to the electrode terminal 60 of the PCB 70. As compared with the general semiconductor package fabricated by wire bonding, a transmission distance of electric signals is reduced to obtain a high speed, and a size of the semiconductor package is reduced, which is advantageous in a slim and lightweight shape.
On the other hand, a semiconductor process can be applied to the semiconductor chip 20. It is thus possible to minimize a pitch between the electrode pads 10 and a pitch between the bumps 50. Conversely, the semiconductor process cannot be applied to the PCB 70. It is this difficult to reduce a size of lines and electrode terminals 60.
When the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are minimized, the pitch between the bumps 50 does not correspond to the pitch between the electrode terminals 60 of the PCB 70, to cause contact failure. Accordingly, the bump 50 contacts the patterned lines adjacent to the electrode terminals 60 of the PCB 70.
Still referring to FIG. 1, the metal adhering layer 40 is formed on the electrode pad 10 of the semiconductor chip 20 selectively exposed by the protecting film 30, and the metal bump 50 is formed by plating. In this case, in order to prevent the electrode pad 10 of the semiconductor chip 20 from being damaged in an etching process of the metal adhering layer 40, the metal adhering layer 40 is extended from the upper portion of the electrode pad 10 to the upper portion of the protecting film 30 around the electrode pad 10. The metal bump 50 is formed on the metal adhering layer 40. The center of the top surface of the metal bump 50 is more caved than the edges thereof.
In the case that the metal bump 50 is thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of the polymer containing anisotropic conductive particles, an electric contact resistance between the metal bump 50 and the electrode terminal 60 of the PCB 70 is increased, and an adhesion property thereof is deteriorated.
FIG. 2 is an exemplary diagram illustrating the bump 50 and the electrode terminal 60 of the PCB 70 coupled through a solder cap formed on the top surface of the bump 50 in FIG. 1.
As illustrated in FIG. 2, the metal bump 50 contacts the electrode terminal 60 of the PCB 70 through the solder cap 80 formed on its top surface.
The solder cap 80 formed on the top surface of the bump 50 generates alpha particles by radiation during the process for fabricating the semiconductor package, thereby causing mis-operation of the semiconductor chip 20. Here, the bump 50 is formed with a set height H by a photosensitive photoresist, and thus the solder cap 80 is separated from the semiconductor chip 20 by the set height H, to prevent mis-operation of the semiconductor chip 20 by alpha particles.
The sidewalls of the bump 50 formed by the photosensitive photoresist are not vertical but inclined at a predetermined angle. In order to form the bump 50 with the preset height H, it is necessary to obtain a sufficient area of bump 50 contacting the electrode pad 10 of the semiconductor chip 20. When the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50.
In addition, when the solder cap 80 contacts the electrode terminal 60 of the PCB 70, the solder cap 80 is pressed flat. Accordingly, if the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50.
As a result, the conventional semiconductor package is disadvantageous in a slim and lightweight shape with multi-pin of the semiconductor chip 20.
SUMMARY OF THE INVENTION
Therefore, an object of the present invention is to provide a bump for a semiconductor package which can electrically connect electrode terminals of a PCB to electrode pads of a semiconductor chip with high reliability and excellent electrical properties, a semiconductor package applying the bump, and a method for fabricating the semiconductor package.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described herein, there is provided a bump for a semiconductor package, including: a metal adhering layer formed on the surface of a semiconductor chip; a first bump unit formed on the metal adhering layer; and a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit.
According to one aspect of the present invention, a semiconductor package includes: a semiconductor chip on which an electrode pad has been formed; a protecting film formed on the surface of the semiconductor chip, for selectively exposing the electrode pad; a metal adhering layer formed on the electrode pad, and extended from the upper portion of the electrode pad to the upper portion of the protecting film around the electrode pad; a first bump unit formed on the metal adhering layer; a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit; and a PCB on which an electrode terminal contacting the top surface of the second bump unit has been formed.
According to another aspect of the present invention, a method for fabricating a semiconductor package includes the steps of: forming a metal adhering layer on a semiconductor chip on which at least one electrode pad selectively exposed by a protecting film has been formed; forming a first photosensitive photoresist on the metal adhering layer, and performing whole light exposure thereon; forming a second photosensitive photoresist on the whole light exposed first photosensitive photoresist, and performing local light exposure thereon; developing the second photosensitive photoresist and the first photosensitive photoresist; forming a bump on the metal adhering layer exposed by developing the second photosensitive photoresist and the first photosensitive photoresist, and removing the second photosensitive photoresist and the first photosensitive photoresist; etching the metal adhering layer exposed by removing the first photosensitive photoresist and the second photosensitive photoresist; and making the electrode terminal of the PCB contact the top surface of the bump.
The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.
In the drawings:
FIG. 1 is an exemplary diagram illustrating a conventional semiconductor package using a metal bump;
FIG. 2 is an exemplary diagram illustrating a bump and an electrode terminal of a PCB coupled through a solder cap formed on the top surface of the bump in FIG. 1;
FIG. 3 is an exemplary diagram illustrating a semiconductor package using a metal bump in accordance with a preferred embodiment of the present invention;
FIGS. 4A and 4B are exemplary diagrams illustrating a second bump unit and an electrode terminal of a PCB coupled through a solder cap formed on the top surface of the second bump unit in FIG. 3; and
FIGS. 5 a to 5 h are exemplary diagrams illustrating sequential steps of a method for fabricating a semiconductor package in accordance with a preferred embodiment of the present invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.
A bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package in accordance with the preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings.
FIG. 3 is an exemplary diagram illustrating a semiconductor package using a metal bump in accordance with the present invention.
As shown in FIG. 3, the semiconductor package includes a semiconductor chip 120 on which an electrode pad 110 has been formed, a protecting film 130 formed on the surface of the semiconductor chip 120, for selectively exposing the electrode pad 110, a metal adhering layer 140 formed on the electrode pad 110, and extended from the upper portion of the electrode pad 110 to the upper portion of the protecting film 130 around the electrode pad 110, a first bump unit 150A formed on the metal adhering layer 140, a second bump unit 150B formed on the first bump unit 150A with a smaller width than the first bump unit 150A, and a PCB 170 on which an electrode terminal 160 contacting the top surface of the second bump unit 150B has been formed.
The second bump unit 150B is thermocompression bonded and hardened to the electrode terminal 160 of the PCB 170 by the medium of a polymer containing anisotropic conductive particles, thereby electrically connecting the electrode pad 110 of the semiconductor chip 120 to the electrode terminal 160 of the PCB 170. Therefore, as compared with the general semiconductor package fabricated by wire bonding, a transmission distance of electric signals is reduced to obtain a high speed, and a size of the semiconductor package is reduced, which is advantageous in a slim and lightweight shape.
The polymer containing anisotropic conductive particles can be prepared by using a thermosetting resin or a thermosetting and thermoplastic resin. Here, the thermosetting resin or the thermosetting and thermoplastic resin includes spherical or angular conductive metal balls being composed of one of Au, Ni, Ag and Cu and having a grain size of 0.5 to 10 mm.
Exemplary polymers containing anisotropic conductive particles include a liquid phase anisotropic conductive adhesive and a solid phase anisotropic conductive film quasi-hardened in a predetermined shape.
On the other hand, the second bump unit 150B has a smaller width than the first bump unit 150A, to minimize a pitch between the electrode pads 110 of the semiconductor chip 120 and a pitch between the bumps 150A and 150B. Accordingly, the semiconductor chip 120 is advantageous in a slim and lightweight shape with multi-pin.
That is, a semiconductor process can be applied to the semiconductor chip 120. It is thus possible to minimize the pitch between the electrode pads 110 and the pitch between the first and second bump units 150A and 150B. Conversely, the semiconductor process cannot be applied to the PCB 170. It is this difficult to reduce a size of lines and electrode terminals 160. In accordance with the present invention, contact failure is restricted even when the pitch between the electrode pads 110 of the semiconductor chip 120 does not correspond to the pitch between the electrode terminals 160 of the PCB 170, by reducing the width of the second bump unit 150B connected to the electrode terminal 160 of the PCB 170. In addition, the second bump unit 150B is prevented from contacting lines adjacent to the electrode terminal 160 of the PCB 170.
In the conventional art, as explained above with reference to FIG. 1, the metal bump 50 having its top center more caved than its edges is thermocompression bonded and hardened to the electrode terminal 60 of the PCB 70 by the medium of the polymer containing anisotropic conductive particles, which increases an electric contact resistance between the metal bump 50 and the electrode terminal 60 of the PCB 70, and deteriorates an adhesion property thereof.
However, in accordance with the present invention, still referring to FIG. 3, the second bump unit 150B connected to the electrode terminal 160 of the PCB 170 has a smaller width than the first bump unit 150B, so that the top surface of the second bump unit 150B can be formed flat. The second bump unit 150B having the flat surface is thermocompression bonded and hardened to the electrode terminal 160 of the PCB 170 by the medium of the polymer containing anisotropic conductive particles, thereby minimizing the electric contact resistance between the second bump unit 150B and the electrode terminal 160 of the PCB 170, and preventing deterioration of the adhesion property thereof. Here, the width of the second bump unit 150B is smaller than that of the first bump unit 150A by 10 to 150 mm.
FIG. 4A is an exemplary diagram illustrating the second bump unit 150B and the electrode terminal 160 of the PCB 170 coupled through a solder cap formed on the top surface of the second bump unit 150B in FIG. 3.
As depicted in FIG. 4A, the second bump unit 150B contacts the electrode terminal 160 of the PCB 170 through the solder cap 180 formed on its top surface.
The solder cap 180 is composed of one of Pb/Sn, Sn/(5%)Pb and Sn/(2.5)Ag, or an alloy prepared by adding at least one of Zn, In, Cu, Ag, Au, Bi and P to Sn or Pb.
As described above, the solder cap 180 generates alpha particles by radiation during the process for fabricating the semiconductor package, thereby causing mis-operation of the semiconductor chip 120. Therefore, the mis-operation of the semiconductor chip 120 by alpha particles of the solder cap 80 must be prevented by separating the solder cap 180 from the semiconductor chip 120 by a set height H.
In the conventional art, as explained above with reference to FIG. 2, in the case that the bump 50 is formed with the set height H by a photosensitive photoresist, the sidewalls of the bump 50 are inclined at a predetermined angle. It is thus necessary to obtain a sufficient area of bump 50 contacting the electrode pad 10 of the semiconductor chip 20. When the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50. In addition, when the solder cap 80 contacts the electrode terminal 60 of the PCB 70, the solder cap 80 is pressed flat. Accordingly, if the pitch between the electrode pads 10 of the semiconductor chip 20 and the pitch between the bumps 50 are reduced, shorts occur between the bumps 50. The semiconductor chip 20 is disadvantageous in a slim and lightweight shape with multi-pin.
However, in accordance with the present invention, as illustrated in FIG. 4A, the first bump unit 150A contacting the electrode pad 110 of the semiconductor chip 120 is formed through the metal adhering layer 140, and the second bump unit 150B contacting the electrode terminal 160 of the PCB 170 is formed on the first bump unit 150A with a smaller width than the first bump unit 150A, to compose the bump 150A and 150B. As a result, the bump 150A and 150B can be formed with the set height H, without increasing the area of the first bump unit 150A. When the solder cap 180 formed on the second bump unit 150B contacts the electrode terminal 160 of the PCB 170, even if the solder cap 180 is pressed flat, shorts do not occur between the adjacent bumps. If necessary, the first bump unit 150A and the second bump unit 150B can be formed to have the same height H/2 or different height.
Thus, the semiconductor package is advantageous in a slim and lightweight shape with multi-pin of the semiconductor chip 120.
The bump 150A and 150B is composed of Au, Sn/37Pb, Sn/95Pb, Cu, Sn/Ag or Ni. Electric electrolytic plating, Au-stud, electroless plating or stencil printing can be applied to form the bump 150A and 150B.
On the other hand, a diffusion barrier film (180A, FIG. 4B) can be further formed on the surface of the final copper bump 150 to prevent diffusion between the copper bump 150 and solder cap 180 (and/or between the electrode terminal 160 of the PCB 170 and the solder cap 180) to improve an adhesion property thereof. Here, the diffusion barrier film is composed of one of Ni, V and P, or an alloy containing at least one of Ni, V and P.
FIGS. 5 a to 5 h are exemplary diagrams illustrating sequential steps of a method for fabricating a semiconductor package in accordance with the present invention. The method for fabricating the semiconductor package will now be described in detail with reference to FIGS. 5 a to 5 h.
As shown in FIG. 5 a, a protecting film 230 is formed on the top surface of a semiconductor chip 220 on which an electrode pad 210 has been formed, and selectively etched to expose the electrode pad 210.
As depicted in FIG. 5 b, a metal adhering layer 240 is formed on the protecting film 230 on which the electrode pad 210 has been exposed. Here, the metal adhering layer 240 is formed at a thickness of 100 to 20000 Å according to sputtering, thermal deposition or electron beam deposition.
The electrode pad 210 can be composed of a metal such as Ti, Al, Cr or Cu, or an alloy containing at least one of Ti, Al, Cr and Cu.
In addition, the metal adhering layer 240 can be composed of a metal containing at least one of TiW, Ti, Cr, Ni, V, Bi, Cu and Au having an excellent wetting property to the electrode pad 210 of the semiconductor chip 220. For example, the metal adhering layer 240 consists of a base layer composed of TiW, Ti or Cr, a diffusion barrier layer composed of Ni, and an anti-oxidation layer composed of Au.
As illustrated in FIG. 5 c, a first photosensitive photoresist PR1 is formed on the metal adhering layer 240, and whole light exposure is performed thereon. Here, the first photosensitive photoresist PR1 is a positive type.
Referring to FIG. 5 d, a second photosensitive photoresist PR2 is formed on the first photosensitive photoresist PR1, and local light exposure is performed thereon by using a mask MK1 for selectively transmitting and intercepting light. Here, the second photosensitive photoresist PR2 is a positive type. Patterns for transmitting light to the region of the semiconductor chip 220 on which the electrode pad 210 has been formed can be formed on the mask MK1.
As shown in FIG. 5 e, the second photosensitive photoresist PR2 and the first photosensitive photoresist PR1 are developed to expose the metal adhering layer 240. Here, the whole light exposed first photosensitive photoresist PR1 is developed wider than the local light exposed second photosensitive photoresist PR2.
As illustrated in FIG. 5 f, a bump 250 consisting of a first bump unit 250A and a second bump unit 250B is formed according to electric electrolytic plating or electroless plating on the metal adhering layer 240 exposed by developing the first photosensitive photoresist PR1 and the second photosensitive photoresist PR2. Here, the bump 250 formed according to electric electrolytic plating or electroless plating fills the developed regions of the first photosensitive photoresist PR1 and the second photosensitive photoresist PR2. Accordingly, the first bump unit 250A filling the developed region of the first photosensitive photoresist PR1 has a larger width than the second bump unit 250B filling the developed region of the second photosensitive photoresist PR2.
On the other hand, in the case that the solder cap (180) is formed on the top surface of the second bump unit (150B) as shown in FIG. 4A, the solder cap is formed after the bump 250.
Referring to FIG. 5 g, the second photosensitive photoresist PR2 and the first photosensitive photoresist PR1 are removed.
As shown in FIG. 5 h, the metal adhering layer 240 is etched by using the bump 250 as a mask. Here, the metal adhering layer 240 is etched according to wet etching using chemicals or dry etching using a physical method.
Thereafter, a polymer containing anisotropic conductive particles is disposed between the second bump unit 250B and an electrode terminal of a PCB, and thermocompression bonded and hardened, so that the electrode terminal of the PCB can contact the top surface of the second bump unit 250B.
In the case that the solder cap is formed on the top surface of the second bump unit 250B, the solder cap and the electrode terminal of the PCB are compressed and bonded at a temperature ranging from 100 to 400° C.
In this embodiment, it has been described that the bump 250 is formed according to electric electrolytic plating or electroless plating. However, the bump 250 can also be formed according to Au-stud or stencil printing. The present invention may be embodied in several forms by those skilled in this field without departing from the major technical ideas thereof, such as the structure of the bump 250 in which the second bump unit 250B has a smaller width than the first bump unit 250A.
As discussed earlier, in accordance with the present invention, the second bump unit contacting the electrode terminal of the PCB has a smaller width than the first bump unit contacting the electrode pad of the semiconductor chip through the metal adhering layer.
Even though the pitch between the electrode pads of the semiconductor chip does not correspond to the pitch between the electrode terminals of the PCB, contact reliability can be improved by the bump. In addition, the bump does not contact the lines adjacent to the electrode terminal of the PCB, thereby preventing the mis-operation of the semiconductor package. Accordingly, the pitch between the electrode pads of the semiconductor chip and the pitch between the bumps are minimized, and thus the semiconductor chip is advantageous in a slim and lightweight shape with multi-pin.
Furthermore, the top surface of the second bump unit contacting the electrode terminal of the PCB is formed flat to minimize the electric contact resistance between the second bump unit and the electrode terminal of the PCB and prevent deterioration of the adhesion property thereof.
In the case that the solder cap is formed on the top surface of the second bump unit to contact the electrode terminal of the PCB, the bump can be formed with the preset height without increasing the area of the first bump unit. Therefore, shorts do not occur between the adjacent bumps. When the solder cap formed on the second bump unit contacts the electrode terminal of the PCB, even if the solder cap is pressed flat, shorts do not occur between the adjacent bumps. As a result, the semiconductor chip is advantageous in a slim and lightweight shape with multi-pin.
As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalence of such metes and bounds are therefore intended to be embraced by the appended claims.

Claims (24)

1. A bump for a semiconductor package, comprising:
a metal adhering layer formed on the surface of a semiconductor chip;
a first bump unit formed on the metal adhering layer; and
a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit, wherein the width of the second bump unit is smaller than that of the first bump unit by 10 to 150 mm.
2. The bump of claim 1, wherein an electrode pad of the semiconductor chip is selectively exposed by a protecting film. and the metal adhering layer is formed on the electrode pad of the semiconductor chip and extended from the upper portion of the electrode pad to the upper portion of the protecting film around the electrode pad.
3. The bump of claim 1, wherein the first and second bump units are composed of at least one selected from the group consisting of Au, Sn/37Pb, Sn/95Pb, Cu, Sn/Ag and Ni.
4. The bump of claim 1, wherein the first and second bump units are formed with the same height or different height.
5. The bump of claim 2, wherein the electrode pad of the semiconductor chip is composed of at least one selected from the group consisting of Ti, Al, Cr and Cu, or an alloy containing at least one selected from the group consisting of Ti, Al, Cr and Cu.
6. The bump of claim 1, wherein the metal adhering layer is composed of a metal containing at least one selected from the group consisting of TiW, Ti, Cr, Ni, V. Bi, Cu and Au having an excellent wetting property to the electrode pad of the semiconductor chip.
7. The bump of claim 1, wherein the metal adhering layer is formed at a thickness of 100 to 20000Å.
8. The bump of claim 1, further comprising a solder cap formed on the top surface of the second bump unit.
9. The bump of claim 8, wherein the solder cap is composed of at least one selected from the group consisting of Pb/Sn, Sn/(5%)Pb and SnI(2.5)Ag, or an alloy prepared by adding at least one selected from the group consisting of Ag, Au, Bi, Cu, In, Zn, and P to Sn or Pb.
10. The bump of claim 8, further comprising a diffusion barrier film formed on the surface of the copper bump and composed of at least one selected from the group consisting of Ni, V and P, or an alloy containing at least one selected from the group consisting of Ni, V and P.
11. A semiconductor package, comprising:
a semiconductor chip on which an electrode pad has been formed;
a protecting film formed on the surface of the semiconductor chip, for selectively exposing the electrode pad;
a metal adhering layer formed on the electrode pad, and extended from the upper portion of the electrode pad to the upper portion of the protecting film around the electrode pad;
a first bump unit formed on the metal adhering layer;
a second bump unit formed on the first bump unit, a width of the second bump unit being smaller than that of the first bump unit; and
a PCB on which an electrode terminal contacting the top surface of the second bump unit has been formed,
wherein the top surface of the second bump unit and the electrode terminal of the PCB are thermocompression bonded and hardened to contact each other by the medium of a polymer containing anisotropic conductive particles.
12. The semiconductor package of claim 11, wherein the polymer containing anisotropic conductive particles is a liquid phase anisotropic conductive adhesive or a solid phase anisotropic conductive film quasi-hardened in a predetermined shape.
13. The semiconductor package of claim 11, wherein the polymer containing anisotropic conductive particles comprises a thermosetting resin or a thermosetting and thermoplastic resin as a major element, and also comprises spherical or angular conductive metal balls.
14. The semiconductor package of claim 13, wherein the conductive metal balls are composed of at least one selected from the group consisting of Au, Ni, Ag and Cu.
15. The semiconductor package of claim 13, wherein the conductive metal balls have a grain size of 0.5 to 10 mm.
16. The semiconductor package of claim 11, wherein the top surface of the second bump unit and the electrode terminal of the PCB contact each other through a solder cap formed on the top surface of the second bump unit.
17. A method for fabricating a semiconductor package, comprising the steps of:
forming a metal adhering layer on a semiconductor chip on which at least one electrode pad selectively exposed by a protecting film has been formed;
forming a first photosensitive photoresist on the metal adhering layer, and performing whole light exposure thereon;
forming a second photosensitive photoresist on the whole light exposed first photosensitive photoresist, and performing local light exposure thereon;
developing the second photosensitive photoresist and the first photosensitive photoresist;
forming a bump consisting of first and second bump units on the metal adhering layer exposed by developing the second photosensitive photoresist and the first photosensitive photoresist;
removing the second photosensitive photoresist and the first photosensitive photoresist;
etching the metal adhering layer exposed by removing the first photosensitive photoresist and the second photosensitive photoresist; and
making the electrode terminal of the PCB contact the top surface of the second bump unit.
18. The method of claim 17, wherein the bump consisting of the first bump unit and the second bump unit is formed according to electric electrolytic plating or electroless plating.
19. The method of claim 17, wherein the metal adhering layer is formed at a thickness of 100 to 20000Å according to sputtering, thermal deposition or electron beam deposition.
20. The method of claim 17, wherein the step for etching the metal adhering layer is performed according to wet etching using chemicals or dry etching using a physical method.
21. The method of claim 17, wherein the step for making the electrode terminal of the PCB contact the top surface of the second hump unit disposes a polymer containing anisotropic conductive particles between the second hump unit and the electrode terminal of the PCB, and performs thermocompression bonding and hardening thereon.
22. The method of claim 17, further comprising a step for forming a solder cap on the top surface of the second bump unit after forming the bump consisting of the first and second bump units.
23. The method of claim 22, wherein the solder cap formed on the top surface of the second bump unit and the electrode terminal of the PCB are compressed and bonded at a temperature ranging from 100 to 400° C.
24. The method of claim 22, further comprising a step for forming a diffusion barrier layer on the surface of copper bump consisting of the first and second bump units.
US10/976,427 2004-04-08 2004-10-29 Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package Expired - Fee Related US7170170B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040024217A KR100597993B1 (en) 2004-04-08 2004-04-08 Bump for semiconductor package, semiconductor package applying the bump and method for fabricating the semiconductor package
KR24217/2004 2004-04-08

Publications (2)

Publication Number Publication Date
US20050224991A1 US20050224991A1 (en) 2005-10-13
US7170170B2 true US7170170B2 (en) 2007-01-30

Family

ID=35059785

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/976,427 Expired - Fee Related US7170170B2 (en) 2004-04-08 2004-10-29 Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package

Country Status (2)

Country Link
US (1) US7170170B2 (en)
KR (1) KR100597993B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050173798A1 (en) * 2004-02-10 2005-08-11 Matsushita Elec. Ind. Co. Ltd. Semiconductor device and method of manufacturing the same
US20090014872A1 (en) * 2005-06-16 2009-01-15 Imbera Electronics Oy Method for manufacturing a circuit board structure, and a circuit board structure
WO2009073359A1 (en) * 2007-11-28 2009-06-11 Intel Corporation Interconnect structure for a microelectronic device, method of manfacturing same, and microelectronic structure containing same
US20090176366A1 (en) * 2008-01-04 2009-07-09 Varughese Mathew Micropad formation for a semiconductor
US20100032831A1 (en) * 2007-02-28 2010-02-11 Nepes Corporation Bump structure foe semiconductor device
US20130069228A1 (en) * 2011-09-15 2013-03-21 An-Hong Liu Flip-chip package structure and forming method thereof
US8409979B2 (en) * 2011-05-31 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
US10522485B2 (en) * 2015-12-21 2019-12-31 Intel IP Corporation Electrical device and a method for forming an electrical device

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8129841B2 (en) 2006-12-14 2012-03-06 Stats Chippac, Ltd. Solder joint flip chip interconnection
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US8026128B2 (en) 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8216930B2 (en) 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
JP4718809B2 (en) * 2004-08-11 2011-07-06 ローム株式会社 Electronic device, semiconductor device using the same, and method for manufacturing semiconductor device
JP2008535225A (en) * 2005-03-25 2008-08-28 スタッツ チップパック リミテッド Flip chip wiring having a narrow wiring portion on a substrate
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
JP4718305B2 (en) * 2005-11-09 2011-07-06 新光電気工業株式会社 Wiring substrate manufacturing method and semiconductor device manufacturing method
TWI366902B (en) * 2007-02-16 2012-06-21 Taiwan Tft Lcd Ass Bump structure on a substrate
US20090289362A1 (en) * 2008-05-21 2009-11-26 Texas Instruments Incorporated Low Inductance Ball Grid Array Device Having Chip Bumps on Substrate Vias
DE102008002954A1 (en) * 2008-07-18 2010-01-21 Schott Solar Gmbh Soldering point for solar modules and thin-film solar modules
KR101148494B1 (en) * 2009-05-07 2012-05-21 삼성전기주식회사 A semiconductor device comprsing a connecting metal layer and a method of manufacturing the same
TW201133745A (en) * 2009-08-27 2011-10-01 Advanpack Solutions Private Ltd Stacked bump interconnection structure and semiconductor package formed using the same
KR101620350B1 (en) 2010-03-29 2016-05-13 삼성전자주식회사 Semiconductor chip having double bump pad and smart card including the same
US9142533B2 (en) * 2010-05-20 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate interconnections having different sizes
US8405199B2 (en) * 2010-07-08 2013-03-26 Taiwan Semiconductor Manufacturing Company, Ltd. Conductive pillar for semiconductor substrate and method of manufacture
TWI471992B (en) * 2011-11-30 2015-02-01 矽品精密工業股份有限公司 Semiconductor device having conductive bump, package and fabrication method thereof
US9425136B2 (en) 2012-04-17 2016-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Conical-shaped or tier-shaped pillar connections
US9299674B2 (en) 2012-04-18 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace interconnect
KR102061342B1 (en) * 2012-06-13 2020-01-02 에스케이하이닉스 주식회사 Package of electronic device with strengthened bump interconnection and method for manufacturing the same
US9111817B2 (en) 2012-09-18 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structure and method of forming same
US20150279793A1 (en) * 2014-03-27 2015-10-01 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and manufacturing method thereof
US10217712B2 (en) * 2016-12-16 2019-02-26 Advanced Semiconductor Engineering, Inc. Semiconductor package and semiconductor process for manufacturing the same
WO2018182613A1 (en) * 2017-03-30 2018-10-04 Intel Corporation Formation of tall metal pillars using multiple photoresist layers
KR20210152217A (en) 2020-06-08 2021-12-15 주식회사 더스타일리시 Underwear that embodies anti-atopic property
US20230067143A1 (en) * 2021-08-30 2023-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Chip structure and method for forming the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5508561A (en) * 1993-11-15 1996-04-16 Nec Corporation Apparatus for forming a double-bump structure used for flip-chip mounting
US20020149118A1 (en) 2001-03-06 2002-10-17 Katsumi Yamaguchi Semiconductor device and bump formation method
US6612024B1 (en) * 1999-05-13 2003-09-02 Sony Corporation Method of mounting a device to a mounting substrate
US6940178B2 (en) * 2001-02-27 2005-09-06 Chippac, Inc. Self-coplanarity bumping shape for flip chip

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5508561A (en) * 1993-11-15 1996-04-16 Nec Corporation Apparatus for forming a double-bump structure used for flip-chip mounting
US6612024B1 (en) * 1999-05-13 2003-09-02 Sony Corporation Method of mounting a device to a mounting substrate
US6940178B2 (en) * 2001-02-27 2005-09-06 Chippac, Inc. Self-coplanarity bumping shape for flip chip
US20020149118A1 (en) 2001-03-06 2002-10-17 Katsumi Yamaguchi Semiconductor device and bump formation method

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7642646B2 (en) * 2004-02-10 2010-01-05 Panasonic Corporation Semiconductor device and method of manufacturing the same
US20050173798A1 (en) * 2004-02-10 2005-08-11 Matsushita Elec. Ind. Co. Ltd. Semiconductor device and method of manufacturing the same
US20090014872A1 (en) * 2005-06-16 2009-01-15 Imbera Electronics Oy Method for manufacturing a circuit board structure, and a circuit board structure
US8225499B2 (en) * 2005-06-16 2012-07-24 Imbera Electronics Oy Method for manufacturing a circuit board structure, and a circuit board structure
US20100032831A1 (en) * 2007-02-28 2010-02-11 Nepes Corporation Bump structure foe semiconductor device
WO2009073359A1 (en) * 2007-11-28 2009-06-11 Intel Corporation Interconnect structure for a microelectronic device, method of manfacturing same, and microelectronic structure containing same
US7807572B2 (en) 2008-01-04 2010-10-05 Freescale Semiconductor, Inc. Micropad formation for a semiconductor
WO2009088659A3 (en) * 2008-01-04 2009-09-03 Freescale Semiconductor Inc. Micropad formation for a semiconductor
WO2009088659A2 (en) * 2008-01-04 2009-07-16 Freescale Semiconductor Inc. Micropad formation for a semiconductor
US20090176366A1 (en) * 2008-01-04 2009-07-09 Varughese Mathew Micropad formation for a semiconductor
US8409979B2 (en) * 2011-05-31 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
US8709935B2 (en) 2011-05-31 2014-04-29 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
US9373578B2 (en) 2011-05-31 2016-06-21 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
US20130069228A1 (en) * 2011-09-15 2013-03-21 An-Hong Liu Flip-chip package structure and forming method thereof
US10522485B2 (en) * 2015-12-21 2019-12-31 Intel IP Corporation Electrical device and a method for forming an electrical device
TWI722053B (en) * 2015-12-21 2021-03-21 美商英特爾Ip公司 An electrical device and a method for forming an electrical device

Also Published As

Publication number Publication date
KR100597993B1 (en) 2006-07-10
KR20050098694A (en) 2005-10-12
US20050224991A1 (en) 2005-10-13

Similar Documents

Publication Publication Date Title
US7170170B2 (en) Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package
US5925931A (en) Semiconductor device having interconnect lines and connection electrodes formed in groove portions of an insulating layer
US7064436B2 (en) Semiconductor device and method of fabricating the same
US7338891B2 (en) Semiconductor chip, mounting structure thereof, and methods for forming a semiconductor chip and printed circuit board for the mounting structure thereof
JP4418833B2 (en) Circuit board manufacturing method
US7374969B2 (en) Semiconductor package with conductive molding compound and manufacturing method thereof
US5886399A (en) Lead frame and integrated circuit package
KR100571081B1 (en) Bumps and Method of Manufacturing the Same
JP2000208512A (en) Semiconductor device
KR19980063339A (en) Manufacturing Method of Semiconductor Device and Semiconductor Device
US20100044084A1 (en) Printed circuit board and method of manufacturing the same
KR101025349B1 (en) Semiconductor package and fabricating?method?thereof
US20110133332A1 (en) Package substrate and method of fabricating the same
US7498199B2 (en) Method for fabricating semiconductor package
US6664176B2 (en) Method of making pad-rerouting for integrated circuit chips
US20100270067A1 (en) Printed circuit board and method of manufacturing the same
US6074898A (en) Lead frame and integrated circuit package
US7745907B2 (en) Semiconductor package including connector disposed in troughhole
CN111682006A (en) Semiconductor packaging structure and manufacturing method thereof
JPH11163024A (en) Semiconductor device and lead frame for assembling the same, and manufacture of the device
US6956293B2 (en) Semiconductor device
US7189646B2 (en) Method of enhancing the adhesion between photoresist layer and substrate and bumping process
JP3838530B2 (en) Manufacturing method of semiconductor device
JP7196936B2 (en) Method for manufacturing wiring board for semiconductor device, and wiring board for semiconductor device
US7541273B2 (en) Method for forming bumps

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEPES CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YEO, YONG-WOON;REEL/FRAME:015639/0864

Effective date: 20040910

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

CC Certificate of correction
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20110130