US7248664B2 - Timesliced discrete-time phase locked loop - Google Patents
Timesliced discrete-time phase locked loop Download PDFInfo
- Publication number
- US7248664B2 US7248664B2 US10/671,872 US67187203A US7248664B2 US 7248664 B2 US7248664 B2 US 7248664B2 US 67187203 A US67187203 A US 67187203A US 7248664 B2 US7248664 B2 US 7248664B2
- Authority
- US
- United States
- Prior art keywords
- discrete
- history
- signal
- time
- pll
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
- H03L7/102—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
- H03L7/103—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator the additional signal being a digital signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/50—All digital phase-locked loop
Definitions
- the present invention relates to a discrete-time PLL (phase locked loop) circuit, and more particularly, to a method for utilizing a single discrete-time PLL to synchronize multiple outputs to multiple inputs.
- PLL phase locked loop
- the discrete-time PLL described in relation to the prior art Figures hereinafter, can be used to synchronize an output signal to an input signal. If there is more than one set of input/output signals to be synchronized, then two discrete time PLLs are necessary.
- the number of resources or discrete-time PLLs required for implementation scales linearly with the number of input/output pairs of signals.
- DSP digital signal processing
- ASICs application specific integrated circuits
- FPGAs field programmable gate arrays
- the apparatus should be of low complexity so that it is easily implemented in readily available hardware.
- a method of simultaneously synchronizing multiple input signals to multiple output signals comprising:
- RAM context memory
- the Context memory is arranged to store and retrieve a history from the loop filter and a history from the Voltage Controlled Oscillator of the discrete-time phase locked loop.
- a high speed clock signal which is supplied to the control logic to control routing of input signals to the discrete-time Phase Locked Loop, retrieving of the history from the Context memory RAM, writing of the history into the loop filter and Voltage Controlled Oscillator registers of the discrete-time PLL, triggering of the discrete-time Phase Locked Loop stages, storing of the history from the loop filter and Voltage Controlled Oscillator registers into the Context RAM, and routing of the output signal to a respective output port.
- the rate of the high speed clock must be greater then or equal to the combined rates of the input sample clocks such that sufficient bandwidth is made available in order to process each input signal independently. That is to say that the speed of calculation of the discrete-time PLL must be sufficiently fast that it may accommodate all calculation requests from the input signals.
- the present invention thus provides a time-sliced discrete-time PLL apparatus which is suitable for simultaneously synchronizing multiple input signals to multiple output signals comprising:
- control logic to retrieve the history for each signal pair from a context memory (RAM), enable the discrete-time PLL hardware, and store the resulting history in the context memory for use in subsequent operations for a particular input/output signal pair.
- context memory RAM
- a discrete-time PLL simply consists of stored data, operations on that data in combination with the new input sample, and storage of the results as history for subsequent samples
- a single, shared PLL with memory for each individual signal path can operate identically to allocating a unique discrete-time PLL to each signal path.
- the hardware required to synchronize multiple signals is minimized.
- Using a single DPLL with context memory in a time-sliced manner provides dramatic saving of resources in a scenario where many signals must be synchronized.
- One particularly relevant example is an MPEG-2 digital video multiplexer wherein multiple digital video bit streams (typically 10 or more) are packetized and multiplexed to form a single aggregate transport stream where each program carries an independent clock domain requiring synchronization.
- Clock information is communicated through samples of a ramp function (described as the Program Clock Reference or PCR) for each program, the slope of which provides the clock frequency.
- PCR Program Clock Reference
- FIG. 1 is a schematic block diagram of a prior art basic PLL.
- FIG. 2 is a schematic block diagram of a prior art discrete-time loop filter.
- FIG. 3 is a schematic block diagram of a prior art discrete-time VCO.
- FIG. 4 is a schematic block diagram of a discrete-time PLL apparatus according to the present Invention.
- FIG. 5 is a schematic block diagram of a discrete-time loop filter according to the present Invention for use in the apparatus of FIG. 4 .
- FIG. 6 is a schematic block diagram of a discrete-time VCO according to the present Invention for use in the apparatus of FIG. 4 .
- the basic prior art Phase Locked Loop (PLL) structure 1 is shown in FIGS. 1 , 2 and 3 .
- the voltage-controlled oscillator (VCO) 7 attempts to produce a signal 8 that tracks the phase of an input 2 .
- a phase detector 3 measures the phase error between the input 2 and the VCO output 8 , 9 .
- the resulting error signal 4 can be filtered by the loop filter 5 to become a control signal 6 that drives the VCO 7 .
- the basic idea is well known: if the VCO phase gets ahead of the phase of the input, the control signal should be reduced. If the VCO phase gets behind, the control signal should be increased. As with any feedback system, the parameters must be chosen to ensure stability.
- a discrete-time PLL is one that is implemented using discrete-time logic and circuits.
- the basic discrete-time PLL architecture is virtually identical to the one shown in FIG. 1 , however the input is a sequence of samples, and the internal components are operated in a discrete fashion at a clock rate that is synchronized to the input sample clock.
- the discrete-time phase detector can take many forms.
- One implementation uses a simple subtraction where the feedback signal is subtracted from the input signal to produce the error signal. There is no history stored in the phase detector.
- the discrete time loop filter for use in FIG. 1 is shown in FIG. 2 .
- This is a first order implementation of the equation K/(1 ⁇ az ⁇ 1).
- the input signal 80 is multiplied by a gain constant K in a multiplier 81 .
- the resulting signal is then summed in a summer 82 with the output of a feedback path register 85 .
- the output 83 of the summer 82 is the output of the filter.
- the output signal is then fed back through a block 84 where it is scaled by a constant “a”.
- the scaled value is then stored in the register 85 .
- the output of this register is then used in the summer 82 as was already described.
- the discrete-time VCO for use in FIG. 1 is shown in FIG. 3 . It is, in essence, a phase accumulator followed by a cosine lookup table.
- the input signal 50 is summed with the previous output 51 in the summer 52 .
- the output of the summer is stored in the register 53 .
- the output of the register is then used to address a cosine lookup table 54 .
- the cosine lookup table is optional. If the discrete-time PLL input signal is a ramp, then the output of the VCO will simply be the output of the phase accumulator. However, if the desired output is a sinusoid, then the cosine lookup table is required.
- the present invention provides a time-sliced discrete-time PLL apparatus which is suitable for simultaneously synchronizing multiple input signals to multiple output signals.
- the discrete-time PLL collects a history, stored in the registers in the loop filter and VCO, which is associated with that set of input signals.
- a single discrete-time PLL is used in conjunction with a context storage RAM and control logic to implement a time-shared discrete-time PLL.
- the operation of the discrete-time PLL has already been described.
- the Context RAM is used to store the history associated with each set of input signals.
- the history associated with each set of input signals can be thought of as a context.
- the control logic is a state machine which operates according to the following algorithm:
- the apparatus according to the present invention is shown in FIG. 4 .
- the discrete-time PLL 29 is controlled by a Control Logic block 49 .
- the Control Logic Block 49 monitors the input signals 30 , 32 and sample clocks 31 , 33 to the Input Selection Logic Block 35 through the control interface 150 . As each new input sample is received by the Input Selection Logic Block 35 , it is passed through to the Phase Detector Block 37 under the direction of the Control Logic Block 49 .
- the operation of the Control Logic Block 49 and other circuitry is clocked by a high speed clock 34 . The frequency of this clock must be fast enough to allow the control logic to select and service each input signal as often as requested based upon the input sample clocks 31 , 33 .
- the Control Logic Block 49 also oversees the operation of the Context RAM 36 to store the history register contents of the loop filter 38 and VCO 39 blocks. The loading and storing of the history in the Context RAM 36 is controlled by the Control Logic Block. Finally, the Control Logic instructs the Output Selection Logic to pass each output sample to the appropriate output port 41 , 42 .
- the Loop Filter of FIG. 4 is shown in more detail in FIG. 5 .
- the primary difference between this structure and that shown in FIG. 2 is the addition of a history load bus 74 which is used to load the previous history associated with a given context into the register at the beginning of the calculation, and the history store bus 77 which is used to store the new history associated with a given context back into the Context RAM 36 at the end of the calculation.
- the VCO of FIG. 4 is shown in more detail in FIG. 6 .
- the primary difference between this structure and that shown in FIG. 3 is the addition of a history load bus 67 which is used to load the previous history associated with a given context into the register at the beginning of the calculation, and the history store bus 66 which is used to store the new history associated with a given context back into the Context RAM 36 at the end of the calculation.
- FIGS. 4 to 6 The operation of the apparatus described above and shown in FIGS. 4 to 6 can be illustrated by examining the process by which an output sample is computed for a new input sample by the time-sliced discrete-time PLL apparatus. For the sake of simplicity, the process will be described for a ramp function input wherein the input samples are simply the current value of the input ramp.
- a sinusoidal signal can be synchronized with the same system by simply adding a cosine lookup table 64 in the VCO 39 as described above.
- the Input Selection Logic 35 communicates through the control interface 150 to the Control Logic block 49 that a new sample has arrived for i_sig_ 1 30 .
- the Control Logic block 49 then retrieves the history from the Context RAM 36 for input signal i_sig_ 1 30 over the RAM data interface 43 .
- the Control Logic block 49 communicates with the Loop Filter 38 through the interface 45 and with the VCO 39 through the interface 46 .
- the Loop Filter Register 75 is then loaded through its history load bus 74 and the VCO Register 63 is loaded through its history load bus 67 , with the data retrieved from context RAM 36 .
- the remainder of the calculation performs as a standard discrete-time PLL.
- the Phase Detector 37 then subtracts the VCO register value (the register value from the last cycle just loaded from RAM) from the i_sig_ 1 sample 30 which has been routed to the Phase detector by the Input Selection Logic over link 46 .
- the Loop Filter 38 shown in FIG. 5 is then triggered to compute a new output sample 73 by multiplying the input sample 70 in the multiplier 71 by the gain K and adding in the summer 72 the result to the value from the register 75 (the register value from the last cycle just loaded from RAM).
- the resulting output sample 73 is then multiplied by the gain a in multiplier 76 and the result is stored in the register 75 for use next cycle.
- the loop filter output signal 73 becomes the VCO input signal 60 .
- the VCO 39 shown in FIG. 6 is then triggered to compute a new output sample 65 by adding at summer 62 the input sample 60 to the value from the register 63 (the register value from the last cycle just loaded from RAM) and to store the result in the register 63 for use next cycle.
- the VCO output sample 65 is then passed to the Output Selection Logic 40 which routes the sample to o_sig_ 1 41 as dictated by the control logic block 49 through the control interface 48 .
- the Control Logic block 49 then retrieves the new value from the Loop filter register 75 through its history store bus 77 and the new value from the VCO register 63 through its history store bus 66 and writes the data to the context RAM 36 over the RAM data interface 43 .
- the calculation cycle is then complete and the DPLL is ready to accept a new sample from any of the input signals i_sig_ 1 30 through i_sig_n 32 . All operations in the above calculation cycle are clocked at the hs_clk 34 rate whereas the apparatus is triggered according to the input sample clocks 31 , 33 .
Abstract
Description
-
- 6. Return to step 1.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/671,872 US7248664B2 (en) | 2002-09-30 | 2003-09-29 | Timesliced discrete-time phase locked loop |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US41439202P | 2002-09-30 | 2002-09-30 | |
US10/671,872 US7248664B2 (en) | 2002-09-30 | 2003-09-29 | Timesliced discrete-time phase locked loop |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040131136A1 US20040131136A1 (en) | 2004-07-08 |
US7248664B2 true US7248664B2 (en) | 2007-07-24 |
Family
ID=32230190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/671,872 Active 2025-06-16 US7248664B2 (en) | 2002-09-30 | 2003-09-29 | Timesliced discrete-time phase locked loop |
Country Status (2)
Country | Link |
---|---|
US (1) | US7248664B2 (en) |
CA (1) | CA2442876C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090119531A1 (en) * | 2005-07-07 | 2009-05-07 | James Wang | Digital Phase Relationship Lock Loop |
US20090154622A1 (en) * | 2007-12-17 | 2009-06-18 | Ravi Subrahmanyan | System and Method for Filter Response Switching |
US20100156481A1 (en) * | 2005-06-29 | 2010-06-24 | Nxp B.V. | Synchronization scheme with adaptive reference frequency correction |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7778173B2 (en) * | 2005-01-04 | 2010-08-17 | Cisco Technology, Inc. | Clock recovery algorithm for remultiplexing MPEG-2 SPTSs and/or MPTSs in the presence of network jitter |
US7696829B2 (en) * | 2006-09-21 | 2010-04-13 | Infineon Technologies Ag | Frequency synthesizer and method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4703520A (en) * | 1986-10-31 | 1987-10-27 | Motorola, Inc. | Radio transceiver having an adaptive reference oscillator |
US5933058A (en) * | 1996-11-22 | 1999-08-03 | Zoran Corporation | Self-tuning clock recovery phase-locked loop circuit |
JPH11220389A (en) * | 1998-01-29 | 1999-08-10 | Mitsubishi Electric Corp | Pll circuit |
US20010015678A1 (en) * | 1999-12-17 | 2001-08-23 | Jan Wesolowski | Method and system for managing reference signals for network clock synchronization |
-
2003
- 2003-09-26 CA CA002442876A patent/CA2442876C/en not_active Expired - Lifetime
- 2003-09-29 US US10/671,872 patent/US7248664B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4703520A (en) * | 1986-10-31 | 1987-10-27 | Motorola, Inc. | Radio transceiver having an adaptive reference oscillator |
US5933058A (en) * | 1996-11-22 | 1999-08-03 | Zoran Corporation | Self-tuning clock recovery phase-locked loop circuit |
JPH11220389A (en) * | 1998-01-29 | 1999-08-10 | Mitsubishi Electric Corp | Pll circuit |
US20010015678A1 (en) * | 1999-12-17 | 2001-08-23 | Jan Wesolowski | Method and system for managing reference signals for network clock synchronization |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100156481A1 (en) * | 2005-06-29 | 2010-06-24 | Nxp B.V. | Synchronization scheme with adaptive reference frequency correction |
US8004322B2 (en) * | 2005-06-29 | 2011-08-23 | St-Ericsson Sa | Synchronization scheme with adaptive reference frequency correction |
US8400195B2 (en) | 2005-06-29 | 2013-03-19 | St-Ericsson Sa | Synchronization scheme with adaptive reference frequency correction |
US20090119531A1 (en) * | 2005-07-07 | 2009-05-07 | James Wang | Digital Phase Relationship Lock Loop |
US7873762B2 (en) * | 2005-07-07 | 2011-01-18 | Apple Inc. | Digital phase relationship lock loop |
US20110035518A1 (en) * | 2005-07-07 | 2011-02-10 | James Wang | Digital Phase Relationship Lock Loop |
US8078772B2 (en) | 2005-07-07 | 2011-12-13 | Apple Inc. | Digital phase relationship lock loop |
US20090154622A1 (en) * | 2007-12-17 | 2009-06-18 | Ravi Subrahmanyan | System and Method for Filter Response Switching |
Also Published As
Publication number | Publication date |
---|---|
US20040131136A1 (en) | 2004-07-08 |
CA2442876A1 (en) | 2004-03-30 |
CA2442876C (en) | 2007-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100531973B1 (en) | Direct digital synthesizer based on delay line with sorted taps | |
JP3411909B2 (en) | Slave clock generation system and method for synchronous communication networks | |
US5455840A (en) | Method of compensating a phase of a system clock in an information processing system, apparatus employing the same and system clock generator | |
JPH04288742A (en) | Stuffing decision circuit for device matching bit rate of two signals | |
US5848047A (en) | Playback apparatus and playback method | |
JP3241079B2 (en) | Digital phase locked loop | |
US8195849B2 (en) | Device and method for transferring data between devices | |
US8238505B2 (en) | Method and circuit for line-coupled clock generation | |
US8184762B2 (en) | Digital phase lock loop with multi-phase master clock | |
US7248664B2 (en) | Timesliced discrete-time phase locked loop | |
US5440721A (en) | Method and apparatus for controlling signal timing of cascaded signal processing units | |
US6732286B1 (en) | High latency timing circuit | |
US7917797B2 (en) | Clock generation using a fractional phase detector | |
US7567589B2 (en) | Rate generator in a video on demand system having multiple constant bit rate data | |
KR100190996B1 (en) | Phase locked loop circuit (pll) | |
US6463069B1 (en) | Arrangement and method relating to a telecommunications system handling redundant signals | |
JP4198068B2 (en) | Method and apparatus for digital frequency conversion | |
US5659585A (en) | Digital integrator and digital filter of the first order | |
JPH088701A (en) | Clock supply device | |
JP2960761B2 (en) | Elastic buffer for TDMA signal | |
JP2001094986A (en) | Image data output device and output method | |
JP2002281006A (en) | Timing signal generating circuit | |
JPH09205327A (en) | Direct digital frequency synthesis circuit with phase control function | |
JPH0210921A (en) | Phase locked loop circuit | |
JPH08256133A (en) | Slip control circuit for elastic store memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VCOM INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FAST, DOUGLAS;KUMAR, SUMIT;REEL/FRAME:014942/0522;SIGNING DATES FROM 20031125 TO 20040120 |
|
AS | Assignment |
Owner name: VCOM INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUMAR, SURINDER;REEL/FRAME:016395/0484 Effective date: 20050128 |
|
AS | Assignment |
Owner name: VECIMA NETWORKS INC., CANADA Free format text: CHANGE OF NAME;ASSIGNOR:VCOM INC.;REEL/FRAME:019440/0508 Effective date: 20061114 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |