US7344932B2 - Use of silicon block process step to camouflage a false transistor - Google Patents

Use of silicon block process step to camouflage a false transistor Download PDF

Info

Publication number
US7344932B2
US7344932B2 US11/208,470 US20847005A US7344932B2 US 7344932 B2 US7344932 B2 US 7344932B2 US 20847005 A US20847005 A US 20847005A US 7344932 B2 US7344932 B2 US 7344932B2
Authority
US
United States
Prior art keywords
transistor
layer
conductive layer
reverse engineer
reverse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/208,470
Other versions
US20070243675A1 (en
Inventor
Lap-Wai Chow
William M. Clark, Jr.
Gavin J. Harbison
James P. Baukus
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
HRL Laboratories LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HRL Laboratories LLC filed Critical HRL Laboratories LLC
Priority to US11/208,470 priority Critical patent/US7344932B2/en
Assigned to RAYTHEON COMPANY reassignment RAYTHEON COMPANY ASSIGNMENT OF AN UNDIVIDED 50% INTEREST TO RAYTHEON CO. Assignors: HRL LABORATORIES, LLC
Assigned to HRL LABORATORIES, LLC reassignment HRL LABORATORIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAUKUS, JAMES P., CHOW, LAP-WAI, HARBISON, GAVIN J., CLARK JR., WILLIAM M.
Publication of US20070243675A1 publication Critical patent/US20070243675A1/en
Priority to US11/932,169 priority patent/US8679908B1/en
Application granted granted Critical
Publication of US7344932B2 publication Critical patent/US7344932B2/en
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • H01L23/573—Protection from inspection, reverse engineering or tampering using passive means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to integrated circuits (ICs) and semiconductor devices in general and their methods of manufacture wherein the integrated circuits and semiconductor devices employ camouflaging techniques which make it difficult for the reverse engineer to discern how the semiconductor device functions.
  • the present invention is related to the following U.S. patents by some of the same inventors as the present inventors:
  • integrated circuits can include read only memories and/or EEPROMs into which software, in the form of firmware, is encoded. Further, integrated circuits are often used in applications involving the encryption of information. In order to keep the encrypted information confidential, devices should be protected from being reverse engineered. Thus, there can be a variety of reasons for protecting integrated circuits and other semiconductor devices from being reversed engineered.
  • a conductive layer such as silicide
  • silicide is often used during the manufacture of semiconductor devices.
  • CMOS processing especially with a minimum feature size below 0.5 ⁇ m, a silicide layer is utilized to improve the conductivity of gate, source and drain contacts.
  • any active region resulting in a source/drain region is silicided.
  • One reverse engineering technique involves de-layering the completed IC by means of chemical mechanical polishing (CMP) or other etching processes.
  • CMP chemical mechanical polishing
  • the etching processes may, under some conditions, reveal the regions between where the silicide was formed on the substrate, and where it was not, i.e. the regions defined by the silicide block mask step and by regions where structures, such as a polysilicon gate, prevent the silicide layer from being deposited on the substrate. These regions may be revealed because, under some kinds of etches, there is an observable difference in topology due to different etching rates for silicided vs. pure silicon.
  • the reverse engineer by noting the silicided areas vs. non-silicided areas, may make reasonable assumptions as to the function of the device. This information can then be stored into a database for automatic classification of other similar devices.
  • FIG. 1 a depicts a possible top-down view of a false transistor made in accordance with U.S. patent application Ser. No. 09/758,792 after etching.
  • the silicide block mask allows for a silicide layer 15 , see FIG. 1 b , to be placed completely over the active regions 12 , 16 , and optionally over gate layer 14 .
  • Gate layer 14 may be a polysilicon layer.
  • the gate layer 14 would be removed, thereby resulting in the top-down view as shown in FIG. 1 a .
  • the silicide layer edge 18 aligns with the gate edge 11 , 13 , thus the reverse engineer only sees one line along the gate edge 11 , 13 .
  • the top-down view of the false transistor is different from a top-down view of a true transistor and as such, the difference may be a signature that the transistor is not a true transistor.
  • the silicide layer edge 18 ′ is offset from the polysilicon gate layer 14 due to the presence of sidewall spacers 19 that are formed adjacent to gate layer 14 .
  • a light doped density (LDD) implant 10 is typically formed after the formation of the gate layer 14 and before the formation of the sidewall spacers. After sidewall spacers 19 are formed, active areas 12 , 16 are typically formed in the substrate. The formation of active areas 12 , 16 saturate most of the LDD implant, so that only the portion of the LDD implant 10 that is under the sidewall spacers 19 effectively remains.
  • a conductive layer, such as silicide is typically placed over the active areas 12 , 16 and the gate layer 14 .
  • the gate layer 14 and sidewall spacers 19 prevent the silicide from being deposited upon the substrate in those areas.
  • the artifact edge 18 ′ is spaced from and lies mostly parallel with the edges 11 , 13 of the gate layer 14 for a true transistor.
  • the reverse engineer may be able to determine that a structure originally placed in the area was in fact a false transistor meant to confuse the reverse engineer due to the absence of artifact edges 18 ′ lying spaced from and mostly parallel with edges 11 , 13 of the polysilicon gate 14 .
  • FIG. 1 b depicts active regions 12 , 16 adjacent to the gate region 14 and FIG. 2 b depicts LDD implants 10 adjacent to the gate region 14 , it is extremely difficult, if not impossible, for the reverse engineer to determine the different doping levels of the LDD implant 10 and the active regions 12 , 16 .
  • One aspect of this invention is to make reverse engineering even more difficult and, in particular, to confuse the reverse engineer's study of the artifacts revealed during the reverse engineering process by providing artifacts that are not indicative of the underlying processing and circuit features.
  • the result is that the reverse engineer is given large reason to doubt the validity of typical conclusions. It is believed that it will not only be time consuming to reverse engineer a chip employing the present invention but perhaps impractical, if not impossible.
  • Another aspect of the present invention is that it does not rely upon modifications or additions to the function of the circuitry that is to be protected from reverse engineering, nor does it require any additional processing steps or equipment. Instead, a highly effective deterrent to reverse engineering is accomplished in a streamlined manner that adds neither processing time nor complexity to the basic circuitry.
  • the present invention might only be used once in a thousand of instances on the chip in question. Thus, the reverse engineer will have to look very carefully at each transistor or connection. The reverse engineer will be faced with having to find the proverbial needle in a haystack.
  • Another aspect of the present invention is a method of manufacturing a semiconductor device in which a conductive layer block mask is modified resulting in reverse engineering artifacts that are misleading and not indicative of the true structure of the device.
  • An aspect of the present invention is to provide a camouflaged circuit structure, comprising: a gate layer having a first gate layer edge and a second gate layer edge; a first active area disposed adjacent said first gate layer edge; a second active area disposed adjacent said second gate layer edge; and a conductive layer having a first artifact edge and a second artifact edge, said conductive layer partially formed over said first active area and said second active area; wherein said first artifact edge of said conductive layer is offset from said first gate layer edge, and said second artifact edge of said conductive layer is offset from said second gate layer edge.
  • Another aspect of the present invention is a method of confusing a reverse engineer comprising the steps of: providing a false semiconductor device without sidewall spacers having at least one active region; and forming a conductive layer partially over the at least one active region such that an artifact edge of said conductive layer of said false semiconductor device without sidewall spacers mimics an artifact edge of a conductive layer of a true semiconductor device having sidewall spacers.
  • Another aspect of the present invention is a method of camouflaging an integrated circuit structure comprising the steps of: forming the integrated circuit structure having a plurality of active areas; and forming a conductive block layer mask to thereby form artifact edges of a conductive layer that are located in a same relative locations for non-operational transistors without sidewall spacers as well as operational transistors with sidewall spacers.
  • Another aspect of the present invention is a method of protecting an integrated circuit design comprising the steps of: modifying a silicide block mask used during the manufacture of a false transistor such that edges of a silicide layer for the false transistor are placed in substantially the same relative locations as edges of a silicide layer for a true transistor; and manufacturing said integrated circuit.
  • Another aspect of the present invention is a circuit structure comprising: a gate layer having a first gate layer edge and a second gate layer edge; a first active area, said first active area being formed during a single processing step, said first active area having a width, said first active area formed adjacent said first gate layer edge; a second active area, said second active area being formed during a single processing step, said second active area having a width, said second active area formed adjacent said second gate layer edge; a conductive layer having a first artifact edge and a second artifact edge, said conductive layer being formed over said first active area and over said second active area, a width of said conductive layer formed over said first active area being less than said width of said first active area, a width of said conductive layer formed over said second active area being less than said width of said second active area.
  • Another aspect of the present invention is a method of hiding a circuit function comprising the steps of: forming at least one active region of a device with a single processing step, said at least one active region having a width; and forming a conductive layer partially over the at least one active region wherein a width of said conductive layer is less than the width of the at least one active region.
  • FIG. 1 a depicts artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a false transistor;
  • FIG. 1 b depicts a cross-section of a false transistor
  • FIG. 2 a depicts prior art artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a true transistor;
  • FIG. 2 b depicts a cross-section of a prior art true transistor
  • FIG. 3 a depicts artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a false transistor in accordance with one embodiment of the present invention
  • FIG. 3 b depicts a cross-section of a false transistor in accordance with one embodiment of the present invention.
  • FIG. 4 depicts an example of a silicide layer block mask to be used in accordance with one embodiment of the present invention.
  • the artifact edges of the silicide layer may give away the reverse-engineering-detection-prevention technique.
  • CMP chemical mechanical polishing
  • the artifact edges 18 of a silicide layer 15 coincide with the edges 11 , 13 of the gate layer 14 .
  • the artifact edges 18 ′ of a silicide layer 15 are offset from the edges 11 , 13 of the gate layer 14 by the width of sidewall spacers 19 .
  • FIG. 3 a is a top-down view and FIG. 3 b is a cross-sectional view of a false transistor in accordance with the present invention.
  • FIG. 3 a depicts artifact edges 18 ′′ of a conductive layer 15 that do not coincide with the edges 11 , 13 of gate layer 14 .
  • a conductive layer block mask 21 is preferably modified to prevent the silicide layer 15 from covering the entire active areas 12 , 16 .
  • the conductive layer 15 is partially formed over a first active area 12 and a second active area 16 . The result is that the conductive layer 15 has a cross-sectional width 151 that is smaller than the cross-sectional width 121 , 161 of the active areas 12 , 16 .
  • the artifact edges 18 ′′ of the conductive layer 15 do not give away the fact that the transistor is a false transistor. Instead, the artifact edges 18 ′′ are offset by a distance 17 , see FIG. 3 a , from the gate layer 14 , with distance 17 having a width that is preferably approximately equivalent to the width of one typical sidewall spacer, as if sidewall spacers were present. Therefore, the reverse engineer can no longer rely on the placement of the artifact edges 18 of conductive layer 15 to determine if a transistor is a true transistor or a false transistor.
  • the offset distance 17 between the artifact edge 18 ′′ of the conductive layer 15 and the edge 11 , 13 of the gate layer 14 is preferably approximately equal to the width of the sidewall spacers, which varies depending on the feature size of the device.
  • the difference between the width of the sidewall spacer 19 and the width of the offset 17 should be within the manufacturing tolerances for the process used, and thus the offset 17 and the width of the sidewall spacer 19 are approximately equal.
  • the sidewall spacer width is approximately 0.09 ⁇ m.
  • the conductive layer 15 will be silicide while the gate layer 14 will be polysilicon.
  • the person laying out the masks should place the artifact edges 18 ′′ of the conductive layer 15 for a false transistor in substantially the same relative locations as the artifact edges 18 ′ of the conductive layer 15 for a true transistor.
  • the reverse engineer will be unable to use the artifact edges 18 of the conductive layer 15 to determine if the transistor is a true transistor or a false transistor.
  • false transistors manufactured in accordance with the invention are preferably used not to completely disable a multiple transistor circuit, but rather to cause the circuit to function in an unexpected or non-intuitive manner.
  • an OR gate to the reverse engineer might really function as an AND gate.
  • an inverting input might really be non-inverting. The possibilities are endless and are almost sure to cause the reverse engineer so much grief that he or she would give up as opposed to pressing forward to discover how to reverse engineer the integrated circuit device on which this technique is utilized.

Abstract

A technique for and structures for camouflaging an integrated circuit structure. A layer of conductive material having a controlled outline is disposed to provide artifact edges of the conductive material that resemble an operable device when in fact the device is not operable.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This patent application is a divisional application of U.S. application Ser. No. 10/637,848, filed on Aug. 7, 2003 now U.S. Pat. No. 6,979,606, which application claims the benefit of U.S. Provisional Application 60/428,634 filed Nov. 22, 2002, the contents of which are incorporated herein by reference.
This application is related to co-pending U.S. patent application Ser. No. 09/758,792 entitled “Circuit Protection Implemented Using a Double Polysilicon Layer CMOS Process” filed on Jan. 11, 2001 by J. P. Baukus, Lap Wai Chow and W. C. Clark.
TECHNICAL FIELD
The present invention relates to integrated circuits (ICs) and semiconductor devices in general and their methods of manufacture wherein the integrated circuits and semiconductor devices employ camouflaging techniques which make it difficult for the reverse engineer to discern how the semiconductor device functions.
RELATED ART
The present invention is related to the following U.S. patents by some of the same inventors as the present inventors:
    • (1) U.S. Pat. Nos. 5,866,933; 5,783,375 and 6,294,816 teach connecting transistors in a CMOS circuit by implanted (and therefore hidden and buried) lines between the transistors. The implanted lines are formed by modifying the p+ and n+ source/drain masks. These implanted interconnections are used to make 3-input AND or OR circuits look substantially identical to the reverse engineer. Also, buried interconnects force the reverse engineer to examine the IC in greater depth to try to figure out the connectivity between transistors and hence their function.
    • (2) U.S. Pat. Nos. 5,783,846; 5,930,663 and 6,064,110 teach modifying the source/drain implant masks to provide a gap in the implanted connecting lines between transistors. The length of the gap being approximately the minimum feature size of the CMOS technology being used. If this gap is “filled” with one kind of implant, the line conducts; but if it is “filled” with another kind of implant, the line does not conduct. The intentional gaps are called “channel blocks.” The reverse engineer is forced to determine connectivity on the basis of resolving the implant type at the minimum feature size of the CMOS process being used.
    • (3) U.S. Pat. No. 6,117,762 teaches a method and an apparatus for protecting semiconductor integrated circuits from reverse engineering. Semiconductor active areas are formed on a substrate and a silicide layer is formed over at least one active area of the semiconductor active areas and over a selected substrate area. The silicide layer connecting the at least one active area with another active area.
BACKGROUND OF THE INVENTION
The creation of complex integrated circuits and semiconductor devices can be an expensive undertaking because of the large number of hours of sophisticated engineering talent involved in designing such devices. Additionally, integrated circuits can include read only memories and/or EEPROMs into which software, in the form of firmware, is encoded. Further, integrated circuits are often used in applications involving the encryption of information. In order to keep the encrypted information confidential, devices should be protected from being reverse engineered. Thus, there can be a variety of reasons for protecting integrated circuits and other semiconductor devices from being reversed engineered.
In order to keep the reverse engineer at bay, different techniques are known in the art to make integrated circuits more difficult to reverse engineer. One technique is to make the connections between transistors difficult to determine forcing the reverse engineer to perform a careful analysis of each transistor (in particular, each CMOS transistor pair for CMOS devices), and thwarting attempts to use automatic circuit and pattern recognition techniques in order to reverse engineer an integrated circuit. Since integrated circuits can have hundreds of thousands or even millions of transistors, forcing the reverse engineer to analyze each transistor carefully in a device can effectively frustrate the reverse engineer's ability to reverse engineer the device successfully.
A conductive layer, such as silicide, is often used during the manufacture of semiconductor devices. In modern CMOS processing, especially with a minimum feature size below 0.5 μm, a silicide layer is utilized to improve the conductivity of gate, source and drain contacts. In accordance with typical design rules, any active region resulting in a source/drain region is silicided.
One reverse engineering technique involves de-layering the completed IC by means of chemical mechanical polishing (CMP) or other etching processes. The etching processes may, under some conditions, reveal the regions between where the silicide was formed on the substrate, and where it was not, i.e. the regions defined by the silicide block mask step and by regions where structures, such as a polysilicon gate, prevent the silicide layer from being deposited on the substrate. These regions may be revealed because, under some kinds of etches, there is an observable difference in topology due to different etching rates for silicided vs. pure silicon. The reverse engineer, by noting the silicided areas vs. non-silicided areas, may make reasonable assumptions as to the function of the device. This information can then be stored into a database for automatic classification of other similar devices.
Some methods of protecting against reverse engineering may be susceptible to discovery under some reverse engineering techniques, such as chemical-mechanical polishing (CMP) or other etching techniques. For example, FIG. 1 a depicts a possible top-down view of a false transistor made in accordance with U.S. patent application Ser. No. 09/758,792 after etching. During the manufacturing of the false transistor, and in accordance with normal design rules, the silicide block mask allows for a silicide layer 15, see FIG. 1 b, to be placed completely over the active regions 12, 16, and optionally over gate layer 14. Gate layer 14 may be a polysilicon layer. During the CMP process, the gate layer 14 would be removed, thereby resulting in the top-down view as shown in FIG. 1 a. As shown, the silicide layer edge 18 aligns with the gate edge 11, 13, thus the reverse engineer only sees one line along the gate edge 11, 13.
As will be described below, the top-down view of the false transistor is different from a top-down view of a true transistor and as such, the difference may be a signature that the transistor is not a true transistor.
For functional or true transistors, as shown in FIGS. 2 a and 2 b, the silicide layer edge 18′ is offset from the polysilicon gate layer 14 due to the presence of sidewall spacers 19 that are formed adjacent to gate layer 14. A light doped density (LDD) implant 10 is typically formed after the formation of the gate layer 14 and before the formation of the sidewall spacers. After sidewall spacers 19 are formed, active areas 12, 16 are typically formed in the substrate. The formation of active areas 12, 16 saturate most of the LDD implant, so that only the portion of the LDD implant 10 that is under the sidewall spacers 19 effectively remains. A conductive layer, such as silicide, is typically placed over the active areas 12, 16 and the gate layer 14. The gate layer 14 and sidewall spacers 19, prevent the silicide from being deposited upon the substrate in those areas. Thus, the artifact edge 18′ is spaced from and lies mostly parallel with the edges 11, 13 of the gate layer 14 for a true transistor. Thus, from the examination of the top-down view the reverse engineer may be able to determine that a structure originally placed in the area was in fact a false transistor meant to confuse the reverse engineer due to the absence of artifact edges 18′ lying spaced from and mostly parallel with edges 11, 13 of the polysilicon gate 14. A reverse engineer could then program computer software to recognize the absence of artifact edges 18′ of the silicide layers lying separate from and being mostly parallel with the edges 11, 13 of the gate layer 14 as indications of false transistors. One skilled in the art will appreciate that although FIG. 1 b depicts active regions 12, 16 adjacent to the gate region 14 and FIG. 2 b depicts LDD implants 10 adjacent to the gate region 14, it is extremely difficult, if not impossible, for the reverse engineer to determine the different doping levels of the LDD implant 10 and the active regions 12, 16.
Therefore, a need exists to provide a semiconductor device and a method of manufacturing semiconductor devices that uses artifact edges to confuse the reverse engineer. Providing artifact edges that are not indicative of the actual device formed will further confuse the reverse engineer and result in incorrect conclusions as to the actual composition, and thus function, of the device.
SUMMARY OF THE INVENTION
One aspect of this invention is to make reverse engineering even more difficult and, in particular, to confuse the reverse engineer's study of the artifacts revealed during the reverse engineering process by providing artifacts that are not indicative of the underlying processing and circuit features. The result is that the reverse engineer is given large reason to doubt the validity of typical conclusions. It is believed that it will not only be time consuming to reverse engineer a chip employing the present invention but perhaps impractical, if not impossible.
Another aspect of the present invention is that it does not rely upon modifications or additions to the function of the circuitry that is to be protected from reverse engineering, nor does it require any additional processing steps or equipment. Instead, a highly effective deterrent to reverse engineering is accomplished in a streamlined manner that adds neither processing time nor complexity to the basic circuitry.
The Inventors named herein have previously filed Patent Applications and have received Patents in this general area of technology, that is, relating to the camouflage of integrated circuit devices in order to make it more difficult to reverse engineer them. The present invention can be used harmoniously with the techniques disclosed above in the prior United States Patents to further confuse the reverse engineer.
The present invention might only be used once in a thousand of instances on the chip in question. Thus, the reverse engineer will have to look very carefully at each transistor or connection. The reverse engineer will be faced with having to find the proverbial needle in a haystack.
Another aspect of the present invention is a method of manufacturing a semiconductor device in which a conductive layer block mask is modified resulting in reverse engineering artifacts that are misleading and not indicative of the true structure of the device.
An aspect of the present invention is to provide a camouflaged circuit structure, comprising: a gate layer having a first gate layer edge and a second gate layer edge; a first active area disposed adjacent said first gate layer edge; a second active area disposed adjacent said second gate layer edge; and a conductive layer having a first artifact edge and a second artifact edge, said conductive layer partially formed over said first active area and said second active area; wherein said first artifact edge of said conductive layer is offset from said first gate layer edge, and said second artifact edge of said conductive layer is offset from said second gate layer edge.
Another aspect of the present invention is a method of confusing a reverse engineer comprising the steps of: providing a false semiconductor device without sidewall spacers having at least one active region; and forming a conductive layer partially over the at least one active region such that an artifact edge of said conductive layer of said false semiconductor device without sidewall spacers mimics an artifact edge of a conductive layer of a true semiconductor device having sidewall spacers.
Another aspect of the present invention is a method of camouflaging an integrated circuit structure comprising the steps of: forming the integrated circuit structure having a plurality of active areas; and forming a conductive block layer mask to thereby form artifact edges of a conductive layer that are located in a same relative locations for non-operational transistors without sidewall spacers as well as operational transistors with sidewall spacers.
Another aspect of the present invention is a method of protecting an integrated circuit design comprising the steps of: modifying a silicide block mask used during the manufacture of a false transistor such that edges of a silicide layer for the false transistor are placed in substantially the same relative locations as edges of a silicide layer for a true transistor; and manufacturing said integrated circuit.
Another aspect of the present invention is a circuit structure comprising: a gate layer having a first gate layer edge and a second gate layer edge; a first active area, said first active area being formed during a single processing step, said first active area having a width, said first active area formed adjacent said first gate layer edge; a second active area, said second active area being formed during a single processing step, said second active area having a width, said second active area formed adjacent said second gate layer edge; a conductive layer having a first artifact edge and a second artifact edge, said conductive layer being formed over said first active area and over said second active area, a width of said conductive layer formed over said first active area being less than said width of said first active area, a width of said conductive layer formed over said second active area being less than said width of said second active area.
Another aspect of the present invention is a method of hiding a circuit function comprising the steps of: forming at least one active region of a device with a single processing step, said at least one active region having a width; and forming a conductive layer partially over the at least one active region wherein a width of said conductive layer is less than the width of the at least one active region.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 a depicts artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a false transistor;
FIG. 1 b depicts a cross-section of a false transistor;
FIG. 2 a depicts prior art artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a true transistor;
FIG. 2 b depicts a cross-section of a prior art true transistor;
FIG. 3 a depicts artifact edges of a silicide layer that the reverse engineer could see after all the metal and oxide layers have been removed from a false transistor in accordance with one embodiment of the present invention;
FIG. 3 b depicts a cross-section of a false transistor in accordance with one embodiment of the present invention; and
FIG. 4 depicts an example of a silicide layer block mask to be used in accordance with one embodiment of the present invention.
 DETAILED DESCRIPTION
The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which an embodiment of the invention is shown. This invention may be embodied in many different forms and should not be construed as limited to the embodiment set forth herein.
Many methods of manufacturing semiconductor devices are well known in the art. The following discussion focuses on modifying a conductive layer block mask used during the manufacture of semiconductor devices in order to confuse the reverse engineer. The discussion is not intended to provide all of the semiconductor manufacturing details, which are well known in the art.
In order to confuse the reverse engineer, the placement of an artifact edge of a silicide layer that would be seen when a reverse engineer examines devices manufactured with other reverse-engineering-detection-prevention techniques is changed. In reverse-engineering-detection-prevention techniques, false, or non-operational, transistors are used along with true, or operational, transistors. Some false transistors are manufactured without sidewall spacers, see FIG. 1 b, while corresponding true transistors may well have sidewall spacers 19, as shown in FIG. 2 b. From a top-down view, and through most reverse engineering techniques, these false transistors look the same as operational transistors. However, under some reverse engineering techniques, such as chemical mechanical polishing (CMP) or other etching processes, the artifact edges of the silicide layer may give away the reverse-engineering-detection-prevention technique. As shown in FIG. 1 a, for some non-operational transistors, the artifact edges 18 of a silicide layer 15 coincide with the edges 11, 13 of the gate layer 14. However, with operational transistors as shown in FIG. 2 a, the artifact edges 18′ of a silicide layer 15 are offset from the edges 11, 13 of the gate layer 14 by the width of sidewall spacers 19.
FIG. 3 a is a top-down view and FIG. 3 b is a cross-sectional view of a false transistor in accordance with the present invention. FIG. 3 a depicts artifact edges 18″ of a conductive layer 15 that do not coincide with the edges 11, 13 of gate layer 14. A conductive layer block mask 21, see FIG. 4, is preferably modified to prevent the silicide layer 15 from covering the entire active areas 12, 16. The conductive layer 15 is partially formed over a first active area 12 and a second active area 16. The result is that the conductive layer 15 has a cross-sectional width 151 that is smaller than the cross-sectional width 121, 161 of the active areas 12, 16. Thus, when a reverse engineering process, such as CMP or other etching process, is used, the artifact edges 18″ of the conductive layer 15 do not give away the fact that the transistor is a false transistor. Instead, the artifact edges 18″ are offset by a distance 17, see FIG. 3 a, from the gate layer 14, with distance 17 having a width that is preferably approximately equivalent to the width of one typical sidewall spacer, as if sidewall spacers were present. Therefore, the reverse engineer can no longer rely on the placement of the artifact edges 18 of conductive layer 15 to determine if a transistor is a true transistor or a false transistor.
One skilled in the art will appreciate that the conductive layer block mask 21 will require different modifications depending on the feature size of the device. The offset distance 17 between the artifact edge 18″ of the conductive layer 15 and the edge 11, 13 of the gate layer 14 is preferably approximately equal to the width of the sidewall spacers, which varies depending on the feature size of the device. One skilled in the art will appreciate that the difference between the width of the sidewall spacer 19 and the width of the offset 17 should be within the manufacturing tolerances for the process used, and thus the offset 17 and the width of the sidewall spacer 19 are approximately equal. For 0.35 μm technology, for example, the sidewall spacer width is approximately 0.09 μm. For typical CMOS processes, the conductive layer 15 will be silicide while the gate layer 14 will be polysilicon. One skilled in the art will appreciate that regardless of the feature size of the device, the person laying out the masks should place the artifact edges 18″ of the conductive layer 15 for a false transistor in substantially the same relative locations as the artifact edges 18′ of the conductive layer 15 for a true transistor. Thus, the reverse engineer will be unable to use the artifact edges 18 of the conductive layer 15 to determine if the transistor is a true transistor or a false transistor.
Additionally, false transistors manufactured in accordance with the invention are preferably used not to completely disable a multiple transistor circuit, but rather to cause the circuit to function in an unexpected or non-intuitive manner. For example, what appears to be an OR gate to the reverse engineer might really function as an AND gate. Alternatively, what appears as an inverting input might really be non-inverting. The possibilities are endless and are almost sure to cause the reverse engineer so much grief that he or she would give up as opposed to pressing forward to discover how to reverse engineer the integrated circuit device on which this technique is utilized.
Having described the invention in connection with certain preferred embodiments thereof, modification will now certainly suggest itself to those skilled in the art. As such, the invention is not to be limited to the disclosed embodiments, except as is specifically required by the appended claims.

Claims (2)

1. A method of camouflaging a non-operational circuit structure comprising the steps of:
forming the non-operational circuit structure having a plurality of active areas; and
forming a conductive block layer mask to thereby form an artifact edge of a conductive layer that is located in a same relative location for the non-operational circuit structure without sidewall spacers as an operational circuit structure with sidewall spacers.
2. The method according to claim 1 wherein the conductive layer is a silicide layer.
US11/208,470 2002-11-22 2005-08-18 Use of silicon block process step to camouflage a false transistor Expired - Fee Related US7344932B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/208,470 US7344932B2 (en) 2002-11-22 2005-08-18 Use of silicon block process step to camouflage a false transistor
US11/932,169 US8679908B1 (en) 2002-11-22 2007-10-31 Use of silicide block process to camouflage a false transistor

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US42863402P 2002-11-22 2002-11-22
US10/637,848 US6979606B2 (en) 2002-11-22 2003-08-07 Use of silicon block process step to camouflage a false transistor
US11/208,470 US7344932B2 (en) 2002-11-22 2005-08-18 Use of silicon block process step to camouflage a false transistor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/637,848 Division US6979606B2 (en) 2002-11-22 2003-08-07 Use of silicon block process step to camouflage a false transistor

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/932,169 Division US8679908B1 (en) 2002-11-22 2007-10-31 Use of silicide block process to camouflage a false transistor

Publications (2)

Publication Number Publication Date
US20070243675A1 US20070243675A1 (en) 2007-10-18
US7344932B2 true US7344932B2 (en) 2008-03-18

Family

ID=32329255

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/637,848 Expired - Lifetime US6979606B2 (en) 2002-11-22 2003-08-07 Use of silicon block process step to camouflage a false transistor
US11/208,470 Expired - Fee Related US7344932B2 (en) 2002-11-22 2005-08-18 Use of silicon block process step to camouflage a false transistor
US11/932,169 Expired - Fee Related US8679908B1 (en) 2002-11-22 2007-10-31 Use of silicide block process to camouflage a false transistor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/637,848 Expired - Lifetime US6979606B2 (en) 2002-11-22 2003-08-07 Use of silicon block process step to camouflage a false transistor

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/932,169 Expired - Fee Related US8679908B1 (en) 2002-11-22 2007-10-31 Use of silicide block process to camouflage a false transistor

Country Status (6)

Country Link
US (3) US6979606B2 (en)
JP (2) JP2006512784A (en)
AU (1) AU2003293038A1 (en)
GB (2) GB2413436B (en)
TW (1) TWI319910B (en)
WO (1) WO2004049443A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080079082A1 (en) * 2006-09-28 2008-04-03 Hrl Laboratories, Llc Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
US20090170255A1 (en) * 2002-12-13 2009-07-02 Hrl Laboratories, Llc Integrated circuit modification using well implants
US20090230467A1 (en) * 2005-05-20 2009-09-17 Yoshito Nakazawa Semiconductor device and manufacturing method of the same
US8258583B1 (en) * 2002-09-27 2012-09-04 Hrl Laboratories, Llc Conductive channel pseudo block process and circuit to inhibit reverse engineering
US9479176B1 (en) 2013-12-09 2016-10-25 Rambus Inc. Methods and circuits for protecting integrated circuits from reverse engineering

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7217977B2 (en) * 2004-04-19 2007-05-15 Hrl Laboratories, Llc Covert transformation of transistor properties as a circuit protection method
US6815816B1 (en) * 2000-10-25 2004-11-09 Hrl Laboratories, Llc Implanted hidden interconnections in a semiconductor device for preventing reverse engineering
US6979606B2 (en) 2002-11-22 2005-12-27 Hrl Laboratories, Llc Use of silicon block process step to camouflage a false transistor
US7242063B1 (en) 2004-06-29 2007-07-10 Hrl Laboratories, Llc Symmetric non-intrusive and covert technique to render a transistor permanently non-operable
US8151235B2 (en) * 2009-02-24 2012-04-03 Syphermedia International, Inc. Camouflaging a standard cell based integrated circuit
US9735781B2 (en) * 2009-02-24 2017-08-15 Syphermedia International, Inc. Physically unclonable camouflage structure and methods for fabricating same
US8418091B2 (en) * 2009-02-24 2013-04-09 Syphermedia International, Inc. Method and apparatus for camouflaging a standard cell based integrated circuit
US10691860B2 (en) 2009-02-24 2020-06-23 Rambus Inc. Secure logic locking and configuration with camouflaged programmable micro netlists
US8510700B2 (en) 2009-02-24 2013-08-13 Syphermedia International, Inc. Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing
US8111089B2 (en) * 2009-05-28 2012-02-07 Syphermedia International, Inc. Building block for a secure CMOS logic cell library
US8975748B1 (en) 2011-06-07 2015-03-10 Secure Silicon Layer, Inc. Semiconductor device having features to prevent reverse engineering
US9287879B2 (en) 2011-06-07 2016-03-15 Verisiti, Inc. Semiconductor device having features to prevent reverse engineering
US9218511B2 (en) 2011-06-07 2015-12-22 Verisiti, Inc. Semiconductor device having features to prevent reverse engineering
FR3007198B1 (en) 2013-06-13 2015-06-19 St Microelectronics Rousset COMPONENT, FOR EXAMPLE NMOS TRANSISTOR, ACTIVE REGION WITH RELEASED COMPRESSION STRESSES, AND METHOD OF MANUFACTURING
WO2015038587A1 (en) * 2013-09-11 2015-03-19 New York University System, method and computer-accessible medium for fault analysis driven selection of logic gates to be camouflaged
FR3018139B1 (en) 2014-02-28 2018-04-27 Stmicroelectronics (Rousset) Sas COMPONENT INTEGRATED CIRCUIT, FOR EXAMPLE NMOS TRANSISTORS, WITH ACTIVATED REGIONS WITH COMPRESSED COMPRESSION STRESSES
FR3025335B1 (en) 2014-08-29 2016-09-23 Stmicroelectronics Rousset METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT FOR IMPROVING INTEGRATED CIRCUIT RETRO-DESIGN AND CORRESPONDING INTEGRATED CIRCUIT
US10262956B2 (en) 2017-02-27 2019-04-16 Cisco Technology, Inc. Timing based camouflage circuit
FR3069370B1 (en) 2017-07-21 2021-10-22 St Microelectronics Rousset INTEGRATED CIRCUIT CONTAINING A LURE STRUCTURE
JP7109755B2 (en) * 2018-02-15 2022-08-01 株式会社吉川システック semiconductor equipment
US11695011B2 (en) 2018-05-02 2023-07-04 Nanyang Technological University Integrated circuit layout cell, integrated circuit layout arrangement, and methods of forming the same
US10923596B2 (en) 2019-03-08 2021-02-16 Rambus Inc. Camouflaged FinFET and method for producing same

Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673471A (en) 1970-10-08 1972-06-27 Fairchild Camera Instr Co Doped semiconductor electrodes for mos type devices
US3946426A (en) 1973-03-14 1976-03-23 Harris Corporation Interconnect system for integrated circuits
US3983620A (en) 1975-05-08 1976-10-05 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
US4017888A (en) 1975-12-31 1977-04-12 International Business Machines Corporation Non-volatile metal nitride oxide semiconductor device
US4101344A (en) 1976-10-25 1978-07-18 U.S. Philips Corporation Method of manufacturing a semiconductor device
US4139864A (en) 1976-01-14 1979-02-13 Schulman Lawrence S Security system for a solid state device
US4145701A (en) 1974-09-11 1979-03-20 Hitachi, Ltd. Semiconductor device
US4164461A (en) 1977-01-03 1979-08-14 Raytheon Company Semiconductor integrated circuit structures and manufacturing methods
US4196443A (en) 1978-08-25 1980-04-01 Rca Corporation Buried contact configuration for CMOS/SOS integrated circuits
US4267578A (en) 1974-08-26 1981-05-12 Texas Instruments Incorporated Calculator system with anti-theft feature
US4291391A (en) 1979-09-14 1981-09-22 Texas Instruments Incorporated Taper isolated random access memory array and method of operating
US4295897A (en) 1979-10-03 1981-10-20 Texas Instruments Incorporated Method of making CMOS integrated circuit device
US4314268A (en) 1978-05-31 1982-02-02 Nippon Electric Co., Ltd. Integrated circuit with shielded lead patterns
US4317273A (en) 1979-11-13 1982-03-02 Texas Instruments Incorporated Method of making high coupling ratio DMOS electrically programmable ROM
US4322736A (en) 1978-07-28 1982-03-30 Nippon Electric Co., Ltd. Short-resistant connection of polysilicon to diffusion
US4374454A (en) 1980-06-23 1983-02-22 U.S. Philips Corporation Method of manufacturing a semiconductor device
US4409434A (en) 1979-11-30 1983-10-11 Electronique Marcel Dassault Transistor integrated device, particularly usable for coding purposes
US4435895A (en) 1982-04-05 1984-03-13 Bell Telephone Laboratories, Incorporated Process for forming complementary integrated circuit devices
US4471376A (en) 1981-01-14 1984-09-11 Harris Corporation Amorphous devices and interconnect system and method of fabrication
US4530150A (en) 1982-09-20 1985-07-23 Fujitsu Limited Method of forming conductive channel extensions to active device regions in CMOS device
US4581628A (en) 1981-09-30 1986-04-08 Hitachi, Ltd. Circuit programming by use of an electrically conductive light shield
US4583011A (en) 1983-11-01 1986-04-15 Standard Microsystems Corp. Circuit to prevent pirating of an MOS circuit
US4603381A (en) 1982-06-30 1986-07-29 Texas Instruments Incorporated Use of implant process for programming ROM type processor for encryption
US4623255A (en) 1983-10-13 1986-11-18 The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration Method of examining microcircuit patterns
US4636822A (en) 1984-08-27 1987-01-13 International Business Machines Corporation GaAs short channel lightly doped drain MESFET structure and fabrication
US4727493A (en) 1984-05-04 1988-02-23 Integrated Logic Systems, Inc. Integrated circuit architecture and fabrication method therefor
US4729001A (en) 1981-07-27 1988-03-01 Xerox Corporation Short-channel field effect transistor
US4753897A (en) 1986-03-14 1988-06-28 Motorola Inc. Method for providing contact separation in silicided devices using false gate
US4766516A (en) 1987-09-24 1988-08-23 Hughes Aircraft Company Method and apparatus for securing integrated circuits from unauthorized copying and use
US4799096A (en) 1986-06-06 1989-01-17 Siemens Aktiengesellschaft Monolithic integrated circuit comprising circuit branches parallel to one another
US4821085A (en) 1985-05-01 1989-04-11 Texas Instruments Incorporated VLSI local interconnect structure
US4829356A (en) 1986-05-30 1989-05-09 Telefunken Electronic Gmbh Lateral transistor with buried semiconductor zone
US4830974A (en) 1988-01-11 1989-05-16 Atmel Corporation EPROM fabrication process
US4912053A (en) 1988-02-01 1990-03-27 Harris Corporation Ion implanted JFET with self-aligned source and drain
US4939567A (en) 1987-12-21 1990-07-03 Ibm Corporation Trench interconnect for CMOS diffusion regions
US4962484A (en) 1988-01-25 1990-10-09 Hitachi, Ltd. Non-volatile memory device
US4975756A (en) 1985-05-01 1990-12-04 Texas Instruments Incorporated SRAM with local interconnect
US4998151A (en) 1989-04-13 1991-03-05 General Electric Company Power field effect devices having small cell size and low contact resistance
US5015596A (en) 1984-04-18 1991-05-14 Kabushiki Kaisha Toshiba Method of making a GaAs JFET with self-aligned p-type gate by outdiffusion of dopont from the metallic gate
US5030796A (en) 1989-08-11 1991-07-09 Rockwell International Corporation Reverse-engineering resistant encapsulant for microelectric device
US5050123A (en) 1990-11-13 1991-09-17 Intel Corporation Radiation shield for EPROM cells
US5061978A (en) 1986-02-28 1991-10-29 Canon Kabushiki Kaisha Semiconductor photosensing device with light shield
US5065208A (en) 1987-01-30 1991-11-12 Texas Instruments Incorporated Integrated bipolar and CMOS transistor with titanium nitride interconnections
US5068697A (en) 1989-07-18 1991-11-26 Sony Corporation Semiconductor memory which is protected from erasure by light shields
US5070378A (en) 1988-09-22 1991-12-03 Nec Corporation Eprom erasable by uv radiation having redundant circuit
US5073812A (en) 1989-05-11 1991-12-17 Mitubishi Denki Kabushiki Kaisha Heterojunction bipolar transistor
US5101121A (en) 1990-01-09 1992-03-31 Sgs Thomson Microelectronics S.A. Security locks for integrated circuit
US5117276A (en) 1989-08-14 1992-05-26 Fairchild Camera And Instrument Corp. High performance interconnect system for an integrated circuit
US5121186A (en) 1984-06-15 1992-06-09 Hewlett-Packard Company Integrated circuit device having improved junction connections
US5121089A (en) 1990-11-01 1992-06-09 Hughes Aircraft Company Micro-machined switch and method of fabrication
US5120669A (en) 1991-02-06 1992-06-09 Harris Corporation Method of forming self-aligned top gate channel barrier region in ion-implanted JFET
US5132571A (en) 1990-08-01 1992-07-21 Actel Corporation Programmable interconnect architecture having interconnects disposed above function modules
US5138197A (en) 1990-05-23 1992-08-11 Kabushiki Kaisha Toshiba Address decoder array composed of CMOS
US5146117A (en) 1991-04-01 1992-09-08 Hughes Aircraft Company Convertible multi-function microelectronic logic gate structure and method of fabricating the same
US5168340A (en) 1988-08-17 1992-12-01 Texas Instruments Incorporated Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode
US5177589A (en) 1990-01-29 1993-01-05 Hitachi, Ltd. Refractory metal thin film having a particular step coverage factor and ratio of surface roughness
US5202591A (en) 1991-08-09 1993-04-13 Hughes Aircraft Company Dynamic circuit disguise for microelectronic integrated digital logic circuits
US5225699A (en) 1991-02-08 1993-07-06 Mitsubishi Denki Kabushiki Kaisha Dram having a large dielectric breakdown voltage between an adjacent conductive layer and a capacitor electrode and method of manufacture thereof
US5227649A (en) 1989-02-27 1993-07-13 Texas Instruments Incorporated Circuit layout and method for VLSI circuits having local interconnects
US5231299A (en) 1992-03-24 1993-07-27 International Business Machines Corporation Structure and fabrication method for EEPROM memory cell with selective channel implants
US5308682A (en) 1991-10-01 1994-05-03 Nec Corporation Alignment check pattern for multi-level interconnection
US5309015A (en) 1991-11-14 1994-05-03 Hitachi, Ltd. Clock wiring and semiconductor integrated circuit device having the same
US5309682A (en) 1990-03-28 1994-05-10 Robert Bosch Gmbh Hand held power tool with working disc
US5317197A (en) 1992-10-20 1994-05-31 Micron Semiconductor, Inc. Semiconductor device
US5341013A (en) 1991-06-28 1994-08-23 Kabushiki Kaisha Toshiba Semiconductor device provided with sense circuits
US5345105A (en) 1992-02-03 1994-09-06 Motorola, Inc. Structure for shielding conductors
US5354704A (en) 1993-07-28 1994-10-11 United Microelectronics Corporation Symmetric SRAM cell with buried N+ local interconnection line
US5369299A (en) 1993-07-22 1994-11-29 National Semiconductor Corporation Tamper resistant integrated circuit structure
US5371390A (en) 1990-10-15 1994-12-06 Aptix Corporation Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits
US5376577A (en) 1994-06-30 1994-12-27 Micron Semiconductor, Inc. Method of forming a low resistive current path between a buried contact and a diffusion region
US5384472A (en) 1992-06-10 1995-01-24 Aspec Technology, Inc. Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density
US5384475A (en) 1991-10-09 1995-01-24 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US5399441A (en) 1994-04-12 1995-03-21 Dow Corning Corporation Method of applying opaque coatings
US5404040A (en) 1990-12-21 1995-04-04 Siliconix Incorporated Structure and fabrication of power MOSFETs, including termination structures
US5412237A (en) 1992-03-12 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with improved element isolation and operation rate
US5441902A (en) 1991-07-31 1995-08-15 Texas Instruments Incorporated Method for making channel stop structure for CMOS devices
US5468990A (en) 1993-07-22 1995-11-21 National Semiconductor Corp. Structures for preventing reverse engineering of integrated circuits
US5475251A (en) 1994-05-31 1995-12-12 National Semiconductor Corporation Secure non-volatile memory cell
US5506806A (en) 1993-09-20 1996-04-09 Nec Corporation Memory protection circuit for EPROM
US5531018A (en) 1993-12-20 1996-07-02 General Electric Company Method of micromachining electromagnetically actuated current switches with polyimide reinforcement seals, and switches produced thereby
US5539224A (en) 1991-03-18 1996-07-23 Fujitsu Limited Semiconductor device having unit circuit-blocks in a common chip as a first layer with electrical interconnections therebetween provided exclusively in a second, upper, interconnection layer formed on the first layer
US5541614A (en) 1995-04-04 1996-07-30 Hughes Aircraft Company Smart antenna system using microelectromechanically tunable dipole antennas and photonic bandgap materials
US5571735A (en) 1994-06-21 1996-11-05 Nec Corporation Method of manufacturing a semiconducter device capable of easily forming metal silicide films on source and drain regions
US5576988A (en) 1995-04-27 1996-11-19 National Semiconductor Corporation Secure non-volatile memory array
US5611940A (en) 1994-04-28 1997-03-18 Siemens Aktiengesellschaft Microsystem with integrated circuit and micromechanical component, and production process
US5638946A (en) 1996-01-11 1997-06-17 Northeastern University Micromechanical switch with insulated switch contact
US5677557A (en) 1995-06-28 1997-10-14 Taiwan Semiconductor Manufacturing Company, Ltd Method for forming buried plug contacts on semiconductor integrated circuits
US5679595A (en) 1994-10-11 1997-10-21 Mosel Vitelic, Inc. Self-registered capacitor bottom plate-local interconnect scheme for DRAM
US5719422A (en) 1994-08-18 1998-02-17 Sun Microsystems, Inc. Low threshold voltage, high performance junction transistor
US5719430A (en) 1993-05-01 1998-02-17 Nec Corporation Buried-channel MOS transistor and process of producing same
US5721150A (en) 1993-10-25 1998-02-24 Lsi Logic Corporation Use of silicon for integrated circuit device interconnection by direct writing of patterns therein
US5783846A (en) 1995-09-22 1998-07-21 Hughes Electronics Corporation Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering
US5783375A (en) 1995-09-02 1998-07-21 Eastman Kodak Company Method of processing a color photographic silver halide material
US5821147A (en) 1995-12-11 1998-10-13 Lucent Technologies, Inc. Integrated circuit fabrication
US5821590A (en) 1995-07-24 1998-10-13 Samsung Electronics Co., Ltd. Semiconductor interconnection device with both n- and p-doped regions
US5834356A (en) 1997-06-27 1998-11-10 Vlsi Technology, Inc. Method of making high resistive structures in salicided process semiconductor devices
US5838047A (en) 1995-06-16 1998-11-17 Mitsubishi Denki Kabushiki Kaisha CMOS substrate biasing for threshold voltage control
US6316303B1 (en) * 2000-01-11 2001-11-13 United Microelectronics Corp. Method of fabricating a MOS transistor having SEG silicon
US6455388B1 (en) * 2001-05-29 2002-09-24 Macronix International Co., Ltd. Method of manufacturing metal-oxide semiconductor transistor

Family Cites Families (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2486717A1 (en) 1980-07-08 1982-01-15 Dassault Electronique Transistor circuit providing coding on credit card - uses mock components with properties determined by doping to prevent decoding by examination under microscope
CA1134258A (en) * 1981-09-28 1982-10-26 Ronald S. Bullen Carbon dioxide fracturing process
US4727038A (en) 1984-08-22 1988-02-23 Mitsubishi Denki Kabushiki Kaisha Method of fabricating semiconductor device
JPS61150369A (en) 1984-12-25 1986-07-09 Toshiba Corp Read-only semiconductor memory device and manufacture thereof
JPS61201472A (en) * 1985-03-04 1986-09-06 Mitsubishi Electric Corp Manufacture of semiconductor device
JP2755613B2 (en) 1988-09-26 1998-05-20 株式会社東芝 Semiconductor device
US4933898A (en) 1989-01-12 1990-06-12 General Instrument Corporation Secure integrated circuit chip with conductive shield
JPH02188944A (en) * 1989-01-17 1990-07-25 Sharp Corp Semiconductor integrated circuit device
EP0463373A3 (en) 1990-06-29 1992-03-25 Texas Instruments Incorporated Local interconnect using a material comprising tungsten
EP0940851B1 (en) * 1992-07-31 2005-10-05 Hughes Electronics Corporation Integrated circuit security system and method with implanted interconnections
US5472894A (en) 1994-08-23 1995-12-05 United Microelectronics Corp. Method of fabricating lightly doped drain transistor device
JP2710221B2 (en) * 1995-01-25 1998-02-10 日本電気株式会社 Semiconductor device and manufacturing method thereof
DE69625747T2 (en) * 1995-06-19 2003-10-23 Imec Inter Uni Micro Electr Etching method for CoSi2 layers and method for producing Schottky barrier detectors using the same
US6037627A (en) * 1996-08-02 2000-03-14 Seiko Instruments Inc. MOS semiconductor device
JPH1056082A (en) * 1996-08-07 1998-02-24 Mitsubishi Electric Corp Semiconductor integrated circuit device and manufacture thereof
JPH1092950A (en) * 1996-09-10 1998-04-10 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
US5858843A (en) * 1996-09-27 1999-01-12 Intel Corporation Low temperature method of forming gate electrode and gate dielectric
JP2924832B2 (en) 1996-11-28 1999-07-26 日本電気株式会社 Method for manufacturing semiconductor device
US6010929A (en) * 1996-12-11 2000-01-04 Texas Instruments Incorporated Method for forming high voltage and low voltage transistors on the same substrate
US5976943A (en) 1996-12-27 1999-11-02 Vlsi Technology, Inc. Method for bi-layer programmable resistor
US5998257A (en) 1997-03-13 1999-12-07 Micron Technology, Inc. Semiconductor processing methods of forming integrated circuitry memory devices, methods of forming capacitor containers, methods of making electrical connection to circuit nodes and related integrated circuitry
US5920097A (en) * 1997-03-26 1999-07-06 Advanced Micro Devices, Inc. Compact, dual-transistor integrated circuit
US5895241A (en) * 1997-03-28 1999-04-20 Lu; Tao Cheng Method for fabricating a cell structure for mask ROM
US5973375A (en) * 1997-06-06 1999-10-26 Hughes Electronics Corporation Camouflaged circuit structure with step implants
US6080614A (en) * 1997-06-30 2000-06-27 Intersil Corp Method of making a MOS-gated semiconductor device with a single diffusion
US6137318A (en) * 1997-12-09 2000-10-24 Oki Electric Industry Co., Ltd. Logic circuit having dummy MOS transistor
US5888887A (en) * 1997-12-15 1999-03-30 Chartered Semiconductor Manufacturing, Ltd. Trenchless buried contact process technology
US6054659A (en) * 1998-03-09 2000-04-25 General Motors Corporation Integrated electrostatically-actuated micromachined all-metal micro-relays
KR100268882B1 (en) 1998-04-02 2000-10-16 김영환 Securing circuit for semiconductor memory device
US6172899B1 (en) * 1998-05-08 2001-01-09 Micron Technology. Inc. Static-random-access-memory cell
US6046659A (en) * 1998-05-15 2000-04-04 Hughes Electronics Corporation Design and fabrication of broadband surface-micromachined micro-electro-mechanical switches for microwave and millimeter-wave applications
JP2000012687A (en) * 1998-06-23 2000-01-14 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
US6355508B1 (en) 1998-09-02 2002-03-12 Micron Technology, Inc. Method for forming electrostatic discharge protection device having a graded junction
US6215158B1 (en) * 1998-09-10 2001-04-10 Lucent Technologies Inc. Device and method for forming semiconductor interconnections in an integrated circuit substrate
US6093609A (en) * 1998-11-18 2000-07-25 United Microelectronics Corp. Method for forming semiconductor device with common gate, source and well
US6326675B1 (en) * 1999-03-18 2001-12-04 Philips Semiconductor, Inc. Semiconductor device with transparent link area for silicide applications and fabrication thereof
US6117762A (en) * 1999-04-23 2000-09-12 Hrl Laboratories, Llc Method and apparatus using silicide layer for protecting integrated circuits from reverse engineering
US6365453B1 (en) * 1999-06-16 2002-04-02 Micron Technology, Inc. Method and structure for reducing contact aspect ratios
US6057520A (en) * 1999-06-30 2000-05-02 Mcnc Arc resistant high voltage micromachined electrostatic switch
US6261912B1 (en) * 1999-08-10 2001-07-17 United Microelectronics Corp. Method of fabricating a transistor
US6479350B1 (en) 1999-08-18 2002-11-12 Advanced Micro Devices, Inc. Reduced masking step CMOS transistor formation using removable amorphous silicon sidewall spacers
EP1193758A1 (en) 2000-10-02 2002-04-03 STMicroelectronics S.r.l. Anti-deciphering contacts
US6815816B1 (en) 2000-10-25 2004-11-09 Hrl Laboratories, Llc Implanted hidden interconnections in a semiconductor device for preventing reverse engineering
EP1202353A1 (en) 2000-10-27 2002-05-02 STMicroelectronics S.r.l. Mask programmed ROM and method of fabrication
TW471044B (en) * 2000-11-14 2002-01-01 Vanguard Int Semiconduct Corp Method for producing dummy gate of ESD protective device
US6740942B2 (en) * 2001-06-15 2004-05-25 Hrl Laboratories, Llc. Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact
US6911694B2 (en) * 2001-06-27 2005-06-28 Ricoh Company, Ltd. Semiconductor device and method for fabricating such device
JP2003100899A (en) * 2001-09-27 2003-04-04 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
JP3746246B2 (en) * 2002-04-16 2006-02-15 株式会社東芝 Manufacturing method of semiconductor device
JP2003324159A (en) * 2002-04-26 2003-11-14 Ricoh Co Ltd Semiconductor device
US7049667B2 (en) * 2002-09-27 2006-05-23 Hrl Laboratories, Llc Conductive channel pseudo block process and circuit to inhibit reverse engineering
US6979606B2 (en) * 2002-11-22 2005-12-27 Hrl Laboratories, Llc Use of silicon block process step to camouflage a false transistor
AU2003293540A1 (en) * 2002-12-13 2004-07-09 Raytheon Company Integrated circuit modification using well implants
US7012273B2 (en) * 2003-08-14 2006-03-14 Silicon Storage Technology, Inc. Phase change memory device employing thermal-electrical contacts with narrowing electrical current paths
US7242063B1 (en) 2004-06-29 2007-07-10 Hrl Laboratories, Llc Symmetric non-intrusive and covert technique to render a transistor permanently non-operable

Patent Citations (102)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673471A (en) 1970-10-08 1972-06-27 Fairchild Camera Instr Co Doped semiconductor electrodes for mos type devices
US3946426A (en) 1973-03-14 1976-03-23 Harris Corporation Interconnect system for integrated circuits
US4267578A (en) 1974-08-26 1981-05-12 Texas Instruments Incorporated Calculator system with anti-theft feature
US4145701A (en) 1974-09-11 1979-03-20 Hitachi, Ltd. Semiconductor device
US3983620A (en) 1975-05-08 1976-10-05 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
US4017888A (en) 1975-12-31 1977-04-12 International Business Machines Corporation Non-volatile metal nitride oxide semiconductor device
US4139864A (en) 1976-01-14 1979-02-13 Schulman Lawrence S Security system for a solid state device
US4101344A (en) 1976-10-25 1978-07-18 U.S. Philips Corporation Method of manufacturing a semiconductor device
US4164461A (en) 1977-01-03 1979-08-14 Raytheon Company Semiconductor integrated circuit structures and manufacturing methods
US4314268A (en) 1978-05-31 1982-02-02 Nippon Electric Co., Ltd. Integrated circuit with shielded lead patterns
US4322736A (en) 1978-07-28 1982-03-30 Nippon Electric Co., Ltd. Short-resistant connection of polysilicon to diffusion
US4196443A (en) 1978-08-25 1980-04-01 Rca Corporation Buried contact configuration for CMOS/SOS integrated circuits
US4291391A (en) 1979-09-14 1981-09-22 Texas Instruments Incorporated Taper isolated random access memory array and method of operating
US4295897A (en) 1979-10-03 1981-10-20 Texas Instruments Incorporated Method of making CMOS integrated circuit device
US4295897B1 (en) 1979-10-03 1997-09-09 Texas Instruments Inc Method of making cmos integrated circuit device
US4317273A (en) 1979-11-13 1982-03-02 Texas Instruments Incorporated Method of making high coupling ratio DMOS electrically programmable ROM
US4409434A (en) 1979-11-30 1983-10-11 Electronique Marcel Dassault Transistor integrated device, particularly usable for coding purposes
US4374454A (en) 1980-06-23 1983-02-22 U.S. Philips Corporation Method of manufacturing a semiconductor device
US4471376A (en) 1981-01-14 1984-09-11 Harris Corporation Amorphous devices and interconnect system and method of fabrication
US4729001A (en) 1981-07-27 1988-03-01 Xerox Corporation Short-channel field effect transistor
US4581628A (en) 1981-09-30 1986-04-08 Hitachi, Ltd. Circuit programming by use of an electrically conductive light shield
US4435895A (en) 1982-04-05 1984-03-13 Bell Telephone Laboratories, Incorporated Process for forming complementary integrated circuit devices
US4603381A (en) 1982-06-30 1986-07-29 Texas Instruments Incorporated Use of implant process for programming ROM type processor for encryption
US4530150A (en) 1982-09-20 1985-07-23 Fujitsu Limited Method of forming conductive channel extensions to active device regions in CMOS device
US4623255A (en) 1983-10-13 1986-11-18 The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration Method of examining microcircuit patterns
US4583011A (en) 1983-11-01 1986-04-15 Standard Microsystems Corp. Circuit to prevent pirating of an MOS circuit
US5015596A (en) 1984-04-18 1991-05-14 Kabushiki Kaisha Toshiba Method of making a GaAs JFET with self-aligned p-type gate by outdiffusion of dopont from the metallic gate
US4727493A (en) 1984-05-04 1988-02-23 Integrated Logic Systems, Inc. Integrated circuit architecture and fabrication method therefor
US5121186A (en) 1984-06-15 1992-06-09 Hewlett-Packard Company Integrated circuit device having improved junction connections
US4636822A (en) 1984-08-27 1987-01-13 International Business Machines Corporation GaAs short channel lightly doped drain MESFET structure and fabrication
US5302539A (en) 1985-05-01 1994-04-12 Texas Instruments Incorporated VLSI interconnect method and structure
US4975756A (en) 1985-05-01 1990-12-04 Texas Instruments Incorporated SRAM with local interconnect
US4821085A (en) 1985-05-01 1989-04-11 Texas Instruments Incorporated VLSI local interconnect structure
US5061978A (en) 1986-02-28 1991-10-29 Canon Kabushiki Kaisha Semiconductor photosensing device with light shield
US4753897A (en) 1986-03-14 1988-06-28 Motorola Inc. Method for providing contact separation in silicided devices using false gate
US4829356A (en) 1986-05-30 1989-05-09 Telefunken Electronic Gmbh Lateral transistor with buried semiconductor zone
US4799096A (en) 1986-06-06 1989-01-17 Siemens Aktiengesellschaft Monolithic integrated circuit comprising circuit branches parallel to one another
US5065208A (en) 1987-01-30 1991-11-12 Texas Instruments Incorporated Integrated bipolar and CMOS transistor with titanium nitride interconnections
US4766516A (en) 1987-09-24 1988-08-23 Hughes Aircraft Company Method and apparatus for securing integrated circuits from unauthorized copying and use
US4939567A (en) 1987-12-21 1990-07-03 Ibm Corporation Trench interconnect for CMOS diffusion regions
US4830974A (en) 1988-01-11 1989-05-16 Atmel Corporation EPROM fabrication process
US4962484A (en) 1988-01-25 1990-10-09 Hitachi, Ltd. Non-volatile memory device
US4912053A (en) 1988-02-01 1990-03-27 Harris Corporation Ion implanted JFET with self-aligned source and drain
US5168340A (en) 1988-08-17 1992-12-01 Texas Instruments Incorporated Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode
US5070378A (en) 1988-09-22 1991-12-03 Nec Corporation Eprom erasable by uv radiation having redundant circuit
US5227649A (en) 1989-02-27 1993-07-13 Texas Instruments Incorporated Circuit layout and method for VLSI circuits having local interconnects
US4998151A (en) 1989-04-13 1991-03-05 General Electric Company Power field effect devices having small cell size and low contact resistance
US5073812A (en) 1989-05-11 1991-12-17 Mitubishi Denki Kabushiki Kaisha Heterojunction bipolar transistor
US5068697A (en) 1989-07-18 1991-11-26 Sony Corporation Semiconductor memory which is protected from erasure by light shields
US5030796A (en) 1989-08-11 1991-07-09 Rockwell International Corporation Reverse-engineering resistant encapsulant for microelectric device
US5117276A (en) 1989-08-14 1992-05-26 Fairchild Camera And Instrument Corp. High performance interconnect system for an integrated circuit
US5101121A (en) 1990-01-09 1992-03-31 Sgs Thomson Microelectronics S.A. Security locks for integrated circuit
US5177589A (en) 1990-01-29 1993-01-05 Hitachi, Ltd. Refractory metal thin film having a particular step coverage factor and ratio of surface roughness
US5309682A (en) 1990-03-28 1994-05-10 Robert Bosch Gmbh Hand held power tool with working disc
US5138197A (en) 1990-05-23 1992-08-11 Kabushiki Kaisha Toshiba Address decoder array composed of CMOS
US5132571A (en) 1990-08-01 1992-07-21 Actel Corporation Programmable interconnect architecture having interconnects disposed above function modules
US5371390A (en) 1990-10-15 1994-12-06 Aptix Corporation Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits
US5121089A (en) 1990-11-01 1992-06-09 Hughes Aircraft Company Micro-machined switch and method of fabrication
US5050123A (en) 1990-11-13 1991-09-17 Intel Corporation Radiation shield for EPROM cells
US5404040A (en) 1990-12-21 1995-04-04 Siliconix Incorporated Structure and fabrication of power MOSFETs, including termination structures
US5120669A (en) 1991-02-06 1992-06-09 Harris Corporation Method of forming self-aligned top gate channel barrier region in ion-implanted JFET
US5225699A (en) 1991-02-08 1993-07-06 Mitsubishi Denki Kabushiki Kaisha Dram having a large dielectric breakdown voltage between an adjacent conductive layer and a capacitor electrode and method of manufacture thereof
US5539224A (en) 1991-03-18 1996-07-23 Fujitsu Limited Semiconductor device having unit circuit-blocks in a common chip as a first layer with electrical interconnections therebetween provided exclusively in a second, upper, interconnection layer formed on the first layer
US5146117A (en) 1991-04-01 1992-09-08 Hughes Aircraft Company Convertible multi-function microelectronic logic gate structure and method of fabricating the same
US5341013A (en) 1991-06-28 1994-08-23 Kabushiki Kaisha Toshiba Semiconductor device provided with sense circuits
US5441902A (en) 1991-07-31 1995-08-15 Texas Instruments Incorporated Method for making channel stop structure for CMOS devices
US5202591A (en) 1991-08-09 1993-04-13 Hughes Aircraft Company Dynamic circuit disguise for microelectronic integrated digital logic circuits
US5336624A (en) 1991-08-09 1994-08-09 Hughes Aircraft Company Method for disguising a microelectronic integrated digital logic
US5308682A (en) 1991-10-01 1994-05-03 Nec Corporation Alignment check pattern for multi-level interconnection
US5384475A (en) 1991-10-09 1995-01-24 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US5309015A (en) 1991-11-14 1994-05-03 Hitachi, Ltd. Clock wiring and semiconductor integrated circuit device having the same
US5345105A (en) 1992-02-03 1994-09-06 Motorola, Inc. Structure for shielding conductors
US5412237A (en) 1992-03-12 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with improved element isolation and operation rate
US5231299A (en) 1992-03-24 1993-07-27 International Business Machines Corporation Structure and fabrication method for EEPROM memory cell with selective channel implants
US5384472A (en) 1992-06-10 1995-01-24 Aspec Technology, Inc. Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density
US5317197A (en) 1992-10-20 1994-05-31 Micron Semiconductor, Inc. Semiconductor device
US5719430A (en) 1993-05-01 1998-02-17 Nec Corporation Buried-channel MOS transistor and process of producing same
US5369299A (en) 1993-07-22 1994-11-29 National Semiconductor Corporation Tamper resistant integrated circuit structure
US5468990A (en) 1993-07-22 1995-11-21 National Semiconductor Corp. Structures for preventing reverse engineering of integrated circuits
US5354704A (en) 1993-07-28 1994-10-11 United Microelectronics Corporation Symmetric SRAM cell with buried N+ local interconnection line
US5506806A (en) 1993-09-20 1996-04-09 Nec Corporation Memory protection circuit for EPROM
US5721150A (en) 1993-10-25 1998-02-24 Lsi Logic Corporation Use of silicon for integrated circuit device interconnection by direct writing of patterns therein
US5531018A (en) 1993-12-20 1996-07-02 General Electric Company Method of micromachining electromagnetically actuated current switches with polyimide reinforcement seals, and switches produced thereby
US5399441A (en) 1994-04-12 1995-03-21 Dow Corning Corporation Method of applying opaque coatings
US5611940A (en) 1994-04-28 1997-03-18 Siemens Aktiengesellschaft Microsystem with integrated circuit and micromechanical component, and production process
US5475251A (en) 1994-05-31 1995-12-12 National Semiconductor Corporation Secure non-volatile memory cell
US5571735A (en) 1994-06-21 1996-11-05 Nec Corporation Method of manufacturing a semiconducter device capable of easily forming metal silicide films on source and drain regions
US5376577A (en) 1994-06-30 1994-12-27 Micron Semiconductor, Inc. Method of forming a low resistive current path between a buried contact and a diffusion region
US5719422A (en) 1994-08-18 1998-02-17 Sun Microsystems, Inc. Low threshold voltage, high performance junction transistor
US5679595A (en) 1994-10-11 1997-10-21 Mosel Vitelic, Inc. Self-registered capacitor bottom plate-local interconnect scheme for DRAM
US5541614A (en) 1995-04-04 1996-07-30 Hughes Aircraft Company Smart antenna system using microelectromechanically tunable dipole antennas and photonic bandgap materials
US5576988A (en) 1995-04-27 1996-11-19 National Semiconductor Corporation Secure non-volatile memory array
US5838047A (en) 1995-06-16 1998-11-17 Mitsubishi Denki Kabushiki Kaisha CMOS substrate biasing for threshold voltage control
US5677557A (en) 1995-06-28 1997-10-14 Taiwan Semiconductor Manufacturing Company, Ltd Method for forming buried plug contacts on semiconductor integrated circuits
US5821590A (en) 1995-07-24 1998-10-13 Samsung Electronics Co., Ltd. Semiconductor interconnection device with both n- and p-doped regions
US5783375A (en) 1995-09-02 1998-07-21 Eastman Kodak Company Method of processing a color photographic silver halide material
US5783846A (en) 1995-09-22 1998-07-21 Hughes Electronics Corporation Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering
US5821147A (en) 1995-12-11 1998-10-13 Lucent Technologies, Inc. Integrated circuit fabrication
US5638946A (en) 1996-01-11 1997-06-17 Northeastern University Micromechanical switch with insulated switch contact
US5834356A (en) 1997-06-27 1998-11-10 Vlsi Technology, Inc. Method of making high resistive structures in salicided process semiconductor devices
US6316303B1 (en) * 2000-01-11 2001-11-13 United Microelectronics Corp. Method of fabricating a MOS transistor having SEG silicon
US6455388B1 (en) * 2001-05-29 2002-09-24 Macronix International Co., Ltd. Method of manufacturing metal-oxide semiconductor transistor

Non-Patent Citations (17)

* Cited by examiner, † Cited by third party
Title
Blythe, et al., "Layout Reconstruction of Complex Silicon Chips," IEEE Journal of Solid-State Circuits, vol. 28, No. 2, pp. 134-145 (Feb. 1993).
Frederiksen, Thomas M., "Standard Circuits in the CMOS Era," Intuitive CMOS Elecronics, Revised Edition, pp. 134-146 (Jan. 1989).
Hodges and Jackson, Analysis and Design of Digital Integrated Circuits, 2nd Edition, McGraw-Hill, p. 353 (1988).
IBM<SUB>-</SUB>TDB, "Double Polysilicon Dynamic Memory Cell with Polysilicon Bit Line," vol. 21, Issue No. 9, pp. 3828-3831 (Feb. 1979).
IBM<SUB>-</SUB>TDB, "Double Polysilicon Process," Vo. 23, Issue No. 8, pp. 3683-3686 (Jan. 1981).
Larson, L.E., et al., "Microactuators for GaAs-based Microwave Integrated Circuits," IEEE, pp. 743-746 (1991).
Lee, "Engineering a Device for Electron-Beam Probing," IEEE Design and Test of Computers, pp. 36-49 (Jun. 1989).
Ng, K.K., Complete guide to Semiconductor Devices, McGraw-Hill, Inc., pp. 164-165 (1995).
Sze, S.M., ed., "Silicides for Gates and Interconnections," VLSI Technology, McGraw-Hill, pp. 372-380 (1983).
Sze, S.M., VLSI Technology, McGraw-Hill, pp. 99, 447, 461-465 (1983).
U.S. Appl. No. 09/696,826, filed Oct. 25, 2000, Baukus et al.
U.S. Appl. No. 09/758,792.
U.S. Appl. No. 10/637,848, filed Aug. 7, 2003, Chow et al.
U.S. Appl. No. 10/735,841, filed Dec. 13, 2003, Chow et al.
U.S. Appl. No. 10/789,261, filed Feb. 26, 2004, Baukus et al.
U.S. Appl. No. 10/828,022, filed Apr. 19, 2004, Chow et al.
U.S. Appl. No. 10/881,286, filed Jun. 29, 2004, Chow et al.

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8258583B1 (en) * 2002-09-27 2012-09-04 Hrl Laboratories, Llc Conductive channel pseudo block process and circuit to inhibit reverse engineering
US20090170255A1 (en) * 2002-12-13 2009-07-02 Hrl Laboratories, Llc Integrated circuit modification using well implants
US8524553B2 (en) 2002-12-13 2013-09-03 Hrl Laboratories, Llc Integrated circuit modification using well implants
US20100327359A1 (en) * 2005-05-20 2010-12-30 Yoshito Nakazawa Semiconductor device and manufacturing method of the same
US8592920B2 (en) 2005-05-20 2013-11-26 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US11107912B2 (en) 2005-05-20 2021-08-31 Renesas Electronics Corporation Trench gate semiconductor device with dummy gate electrode and manufacturing method of the same
US8232610B2 (en) 2005-05-20 2012-07-31 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US7834407B2 (en) * 2005-05-20 2010-11-16 Renesas Electronics Corporation Semiconductor device
US20090230467A1 (en) * 2005-05-20 2009-09-17 Yoshito Nakazawa Semiconductor device and manufacturing method of the same
US10211332B2 (en) 2005-05-20 2019-02-19 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US9837528B2 (en) 2005-05-20 2017-12-05 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US8604563B2 (en) 2005-05-20 2013-12-10 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US9013006B2 (en) 2005-05-20 2015-04-21 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US9245973B2 (en) 2005-05-20 2016-01-26 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US9478530B2 (en) 2005-05-20 2016-10-25 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US20080079082A1 (en) * 2006-09-28 2008-04-03 Hrl Laboratories, Llc Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
US8564073B1 (en) 2006-09-28 2013-10-22 Hrl Laboratories, Llc Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
US8168487B2 (en) 2006-09-28 2012-05-01 Hrl Laboratories, Llc Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
US9479176B1 (en) 2013-12-09 2016-10-25 Rambus Inc. Methods and circuits for protecting integrated circuits from reverse engineering

Also Published As

Publication number Publication date
US20070243675A1 (en) 2007-10-18
GB2413436B (en) 2006-10-11
JP5308482B2 (en) 2013-10-09
GB0608053D0 (en) 2006-05-31
GB2422956B (en) 2007-05-23
GB0511670D0 (en) 2005-07-13
AU2003293038A8 (en) 2004-06-18
US6979606B2 (en) 2005-12-27
WO2004049443A2 (en) 2004-06-10
WO2004049443A3 (en) 2004-10-07
TW200417020A (en) 2004-09-01
AU2003293038A1 (en) 2004-06-18
JP2011258957A (en) 2011-12-22
US8679908B1 (en) 2014-03-25
US20040099912A1 (en) 2004-05-27
GB2422956A (en) 2006-08-09
TWI319910B (en) 2010-01-21
GB2413436A (en) 2005-10-26
JP2006512784A (en) 2006-04-13

Similar Documents

Publication Publication Date Title
US7344932B2 (en) Use of silicon block process step to camouflage a false transistor
US7888213B2 (en) Conductive channel pseudo block process and circuit to inhibit reverse engineering
US8049281B1 (en) Symmetric non-intrusive and covert technique to render a transistor permanently non-operable
US11264990B2 (en) Physically unclonable camouflage structure and methods for fabricating same
US7008873B2 (en) Integrated circuit with reverse engineering protection
US7541266B2 (en) Covert transformation of transistor properties as a circuit protection method
US8564073B1 (en) Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer
US6791191B2 (en) Integrated circuits protected against reverse engineering and method for fabricating the same using vias without metal terminations
US7514755B2 (en) Integrated circuit modification using well implants
GB2430800A (en) Camouflaged circuit structure
GB2432971A (en) Camouflaged integrated circuit structures

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAYTHEON COMPANY, MASSACHUSETTS

Free format text: ASSIGNMENT OF AN UNDIVIDED 50% INTEREST TO RAYTHEON CO.;ASSIGNOR:HRL LABORATORIES, LLC;REEL/FRAME:016925/0439

Effective date: 20050514

Owner name: HRL LABORATORIES, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOW, LAP-WAI;CLARK JR., WILLIAM M.;HARBISON, GAVIN J.;AND OTHERS;REEL/FRAME:016910/0486;SIGNING DATES FROM 20030709 TO 20030714

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20160318

FEPP Fee payment procedure

Free format text: PETITION RELATED TO MAINTENANCE FEES FILED (ORIGINAL EVENT CODE: PMFP); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: SURCHARGE, PETITION TO ACCEPT PYMT AFTER EXP, UNINTENTIONAL (ORIGINAL EVENT CODE: M1558); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

PRDP Patent reinstated due to the acceptance of a late maintenance fee

Effective date: 20191127

FEPP Fee payment procedure

Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PMFG); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20200318