US7479833B2 - Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method - Google Patents

Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method Download PDF

Info

Publication number
US7479833B2
US7479833B2 US11/832,653 US83265307A US7479833B2 US 7479833 B2 US7479833 B2 US 7479833B2 US 83265307 A US83265307 A US 83265307A US 7479833 B2 US7479833 B2 US 7479833B2
Authority
US
United States
Prior art keywords
current
dynamic
amplifier
unit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/832,653
Other versions
US20080231372A1 (en
Inventor
Wei-Zen Chen
Dar-Huei Liao
Chih-Jen Yen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Novatek Microelectronics Corp
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Assigned to NOVATEK MICROELECTRONICS CORP. reassignment NOVATEK MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, WEI-ZEN, LIAO, DAR-HUEI, YEN, CHIH-JEN
Publication of US20080231372A1 publication Critical patent/US20080231372A1/en
Application granted granted Critical
Publication of US7479833B2 publication Critical patent/US7479833B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/78—A comparator being used in a controlling circuit of an amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45541—Indexing scheme relating to differential amplifiers the IC comprising dynamic biasing means, i.e. controlled by the input signal

Definitions

  • Taiwan application serial no. 96109882 filed Mar. 22, 2007. All disclosure of the Taiwan application is incorporated herein by reference.
  • the present invention relates to an operational amplifier. More particularly, the present invention relates to a dynamic biasing amplifier, dynamic biasing apparatus and method.
  • FIG. 1 is a block diagram of a conventional amplifier.
  • a current source 110 supplies a constant current I BP to a DC bias generator 120 .
  • the DC bias generator 120 then generates a DC bias voltage VB 1 - 1 ⁇ VB 1 -n to an operational amplifier 130 based on the constant current I BP .
  • the operational amplifier 130 performs signal amplification based on the bias point provided by the DC bias generator 120 , so as to amplify the input signal Vi into an output signal Vo.
  • the DC bias generator 120 requires a higher DC bias current I BP , such that the operational amplifier 130 can achieve the required switching speed. It turns out that the conventional amplifier has a drawback of high power consumption in the steady state since the DC bias current I BP must be very large (to meet the requirements of the switching speed) in high operation or driving a heavy load. On the other hand, if the DC bias current I BP of the conventional amplifier is small in order to save power, the operation speed will become very low.
  • the present invention provides a dynamic biasing amplifier apparatus, dynamic biasing apparatus and method, such that an amplifier can operate in a low current mode in the steady state to reduce the power consumption.
  • the amplifier can operate in a high current mode, so as to reduce the settling time of the amplifier.
  • the present invention provides a dynamic biasing amplifier apparatus, which includes a comparator unit, a dynamic bias generator unit, and an amplifier unit.
  • the amplifier unit receives an input signal and output an output signal based on bias voltage.
  • the comparator unit compares the input and output signals of the amplifier unit.
  • the dynamic bias generator unit is coupled between the comparator unit and the amplifier unit.
  • the dynamic bias generator unit generates and adjusts the bias voltage in accordance with the comparing result of the comparator unit. Therefore, the dynamic bias generator unit controls the amplifier unit to operate in a low static current mode when the input signal is in steady state; and the dynamic bias generator unit controls the amplifier unit to operate in a high dynamic current mode when the input signal is in transition state.
  • the present invention provides a dynamic biasing apparatus for providing at least a bias voltage to an amplifier unit, so as to control the amplifier unit to amplify an input signal to output an output signal.
  • the dynamic biasing apparatus includes a comparator unit and a dynamic bias generator unit.
  • the comparator unit compares the input and output signals.
  • the dynamic bias generator unit is coupled to the comparator unit, for generating and adjusting the bias voltage in accordance with the comparing result of the comparator unit. Therefore, the dynamic bias generator unit controls the amplifier unit to operate in a low static current mode when the input signal is in steady state; and the dynamic bias generator unit controls the amplifier unit to operate in a high dynamic current mode when the input signal is in transition state.
  • the present invention provides a dynamic biasing method of an amplifier apparatus.
  • the amplifier apparatus receives an input signal and output an output signal based on at least a bias voltage.
  • the dynamic biasing method includes providing an operating current.
  • the input and output signals are compared to obtain a comparing result. If the comparing result shows that the voltage of the output signal is approximate to that of the input signal, the operating current is adjusted to a small current. If the comparing result shows that the voltage of the output signal is not close to that of the input signal, the operating current is adjusted to a large current.
  • the bias voltage is adjusted according to the value of the operating current, so as to control the amplifier apparatus to operate in a low static current mode when the input signal is in steady state, and to control the amplifier apparatus to operate in a high dynamic current mode when the input signal is at transition state.
  • the bias point of the amplifier apparatus can be changed in accordance with the comparing result of the input and output signals. Therefore, the amplifier apparatus is controlled to operate in a low static current mode when the input signal is in steady state; and the amplifier apparatus is controlled to operate in a high dynamic current mode when the input signal is in transition state. Particularly, when the amplifier apparatus is used to drive a relatively large capacitor, the present invention can greatly enhances the slew rate of the amplifier without increasing the static power consumption.
  • FIG. 1 is a block diagram of a conventional amplifier.
  • FIG. 2 shows a dynamic biasing amplifier according to an embodiment of the present invention.
  • FIG. 3 is a signal timing diagram of an amplifier apparatus in FIG. 2 according to an embodiment of the present invention.
  • FIG. 4 is a circuit diagram of a comparator unit in FIG. 2 according to an embodiment of the present invention.
  • FIG. 5 shows a simulation result of the comparator unit in FIG. 4 according to an embodiment of the present invention.
  • FIG. 6 is a circuit diagram of a dynamic bias generator unit in FIG. 2 according to an embodiment of the present invention.
  • FIG. 7 is a block diagram of a dynamic biasing amplifier apparatus according to another embodiment of the present invention.
  • FIG. 2 shows a dynamic biasing amplifier apparatus according to an embodiment of the present invention.
  • the amplifier apparatus 200 includes a dynamic biasing apparatus and an amplifier unit 230 .
  • the dynamic biasing apparatus includes a comparator unit 210 and a dynamic bias generator unit 220 .
  • the amplifier unit 230 receives an input signal Vi and output an output signal Vo based on at least a bias voltage (bias voltages VB 2 - 1 ⁇ VB 2 -n in this embodiment), so as to drive a load (indicated by a load capacitor CL).
  • the amplifier unit 230 of the present invention can be implemented in other manners.
  • the example as shown in FIG. 2 uses an operational amplifier 231 as the amplifier unit 230 .
  • the operational amplifier 231 receives the bias voltages VB 2 - 1 ⁇ VB 2 -n thereof, so as to determine the bias point of the internal circuit operation.
  • a negative input terminal of the operational amplifier 231 is coupled to the output terminal.
  • a positive input terminal of the operational amplifier 231 receives the input signal Vi, and an output terminal outputs the output signal Vo to the capacitor load CL.
  • the comparator unit 210 receives and compares the input signal Vi and the output signal Vo of the amplifier unit 230 , and outputs a first signal V 1 and a second signal V 2 to indicate the comparing result. If the comparator unit 210 determines that the voltage of the input signal Vi is approximate to that of the output signal Vo, the signals V 1 and V 2 are disabled.
  • the description that “the input signal Vi is approximate to that of the output signal Vo” is not limited to “the input signal Vi is equal to the output signal Vo.” The detailed description can be obtained with reference to FIG. 3 and the following illustrations.
  • FIG. 3 is a signal timing diagram of an amplifier apparatus 200 in FIG. 2 according to an embodiment of the present invention.
  • the input signal Vi transits from a low level to a high level at a time t 1 , the output voltage is settled to a high level until t 2 .
  • the output signal Vo still remains in steady state.
  • the amplifier 230 is configured as an unity gain amplifier, it is desired that the voltage of the input signal Vi in a time interval of t 2 to t 3 is equal to the voltage of the output signal Vo (a slight error is allowed in practice).
  • the voltage gain of the amplifier unit 230 is not equal to 1, the voltage of the signal Vo is in a predetermined proportion to that of the signal Vi in the time interval of t 2 to t 3 . Even though the input signal Vi transits at time t 3 , which results in the output signal Vo transits at time t 4 accordingly, the voltage of the signal Vo is still in the same predetermined proportion to that of the signal Vi when the signals Vi and Vo return to the steady state (for example, time t 4 to t 5 ). Therefore, as long as the proportion between the voltages of the signal Vi and the signal Vo meets the predetermined proportion of the amplifier unit 230 , it conforms to the description that “the input signal Vi is approximate to the output signal Vo” in the present invention.
  • the amplifier 230 is configured as an unity gain amplifier.
  • the amplifier unit 230 requires a large current to drive the load capacitor CL, so as to reduce the settling time. Therefore, if the comparator unit 210 determines that the voltage of the input signal Vi is greater than that of the output signal Vo, the comparator unit 210 enables the first signal Vi and disables the second signal V 2 .
  • the amplifier unit 230 still requires a large current to drive the capacitor load CL, so as to reduce the settling time. If the comparator unit 210 determines that the voltage of the input signal Vi is smaller than that of the output signal Vo, the comparator unit 210 disables the first signal V 1 and enables the second signal V 2 .
  • the dynamic bias generator unit 220 can identify if the input signal Vi is in the steady state or the transition state according to the comparing result of the comparator unit 210 (i.e., enabling states of the first signal V 1 and the second signal V 2 ).
  • the dynamic bias generator unit 220 generates the bias voltages VB 2 - 1 ⁇ VB 2 -n and adjusts the level of the bias voltages VB 2 - 1 ⁇ VB 2 -n according to the comparing result of the comparator unit 210 .
  • the dynamic bias generator unit 220 can control the operating current of the amplifier unit 230 .
  • the dynamic bias generator unit 220 controls the amplifier unit 230 to operate in a low static current mode (i.e., making the current of the amplifier unit 230 to operate in a lower static current region).
  • the dynamic bias generator unit 220 controls the amplifier unit 230 to operate in a high dynamic current mode (i.e., making the current of the amplifier unit 230 to operate in a higher dynamic current region).
  • the dynamic bias generator unit 220 in this embodiment includes a constant current source 222 , a controlled current source 223 , and a dynamic bias generator 221 .
  • the constant current source 222 supplies a basic current I BN to the dynamic bias generator 221 .
  • the controlled current source 223 determines whether or not to supply an enhanced current I DN to the dynamic bias generator 221 in accordance with the comparing result of the comparator unit 210 .
  • the dynamic bias generator 221 generates and adjusts the bias voltages VB 2 - 1 ⁇ VB 2 -n according to the current supplied by the constant current source 222 and the controlled current source 223 .
  • the controlled current source 223 includes an enhanced current source 224 and a switch unit constituted by switches 225 and 226 .
  • the enhanced current source 224 supplies the enhanced current I DN .
  • the switches 225 and 226 are connected in parallel between the enhanced current source 224 and the dynamic bias generator 221 .
  • the switch unit determines whether or not to output the enhanced current I DN to the dynamic bias generator 221 in accordance with the comparing result of the comparator unit 210 . If the controlled current source 223 does not supply the enhanced current I DN (i.e., the switches 225 and 226 are turned off), the dynamic bias generator 221 outputs a corresponding bias voltage according to the basic current I BN , so as to control the amplifier unit 230 to operate in the low static current mode.
  • the dynamic bias generator 221 If the controlled current source 223 supplies the enhanced current I DN (i.e., one of the switches 225 and 226 is turned on), the dynamic bias generator 221 outputs a corresponding bias voltage according to a sum of the basic current I BN and the enhanced current I DN , so as to control the amplifier unit 230 to operate in the high dynamic current mode. Therefore, in the steady state, the amplifier unit 230 can operate when the operating current is very low. When the input signal Vi is not equal to the output signal Vo, the amplifier unit 230 amplifies the differential input signal and the dynamic biased generator 221 then adjusts its operating current, so as to accelerate the transition speed of the amplifier unit 230 .
  • FIG. 4 is a circuit diagram of a comparator unit 210 in FIG. 2 according to an embodiment of the present invention.
  • the comparator unit 210 includes NMOS transistors MTR 0 , MTR 2 , MTR 12 , MTR 6 , MTR 7 , MTR 11 , MTR 13 , and MTR 14 , and PMOS transistors MTR 1 , MTR 3 , MTR 4 , MTR 5 , MTR 18 , MTR 19 .
  • the NMOS transistors MTR 0 , MTR 2 , MTR 12 , MTR 6 , MTR 7 , MTR 14 form a current mirror.
  • the PMOS transistors MTR 1 and MTR 3 form another current mirror.
  • the transistors MTR 4 , MTR 5 form a differential pair for receiving the input signal Vi and the output signal Vo of the amplifier unit 230 .
  • V 1 and V 2 are the comparing result of the comparator unit 210 .
  • FIG. 5 shows a simulation result of the comparator unit 210 in FIG. 2 according to an embodiment of the present invention.
  • the simulation conditions include that the output signal Vo of the amplifier unit 230 is equal to 0V, and the input signal Vi of the amplifier unit 230 is changed from 0V to 0.5V.
  • the change of the output voltage of the first signal V 1 i.e., the comparing result of the comparator unit 210 ) can be observed from FIG. 5 .
  • the simulation result shows that when the voltage difference between the input signal Vi and the output signal Vo is approximate to 100 mV, the first signal V 1 is greatly changed.
  • FIG. 6 is a circuit diagram of a dynamic bias generator unit 220 in FIG. 2 according to an embodiment of the present invention.
  • the enhanced current source 224 includes PMOS transistors MTR 15 and MTR 16 , and NMOS transistors MTR 17 and MTR 8 .
  • the transistor MTR 8 is a current source.
  • the size of the transistor MTR 8 or the reference voltage VBP can be adjusted according to the actual requirements, so as to achieve a desired enhanced current I DN .
  • the above reference voltage VBP can be a gate voltage of the transistor MTR 1 of the comparator unit 210 in FIG. 4 .
  • the NMOS transistor can be used to implement the switches 225 and 226 .
  • the signals V 1 and V 2 output by the comparator unit 210 are used to control the switches 225 and 226 . It is determined whether or not to supply the enhanced current I DN to the dynamic bias generator 221 according to the states of the switches 225 and 226 .
  • the switches 225 and 226 can be implemented in other manners. For example, one MOS switch and one OR gate can be used to replace the switches 225 and 226 in FIG. 6 . Both ends of the MOS switch are respectively connected to the dynamic bias generator 221 and the enhanced current source 224 .
  • the OR gate receives the signals V 1 and V 2 , and the output of the OR gate is used to control the MOS switch, so as to determine whether or not to supply the enhanced current I DN to the dynamic bias generator 221 .
  • the constant current source 222 can be implemented by the NMOS transistor MS 11 .
  • the size of the transistor MS 11 or the reference voltage VBN can be adjusted according to the actual requirements, so as to achieve the desired basic current I BN .
  • the reference voltage VBN can be the gate voltage of the transistor MTR 0 in the comparator unit 210 of FIG. 4 .
  • the dynamic bias generator 221 includes PMOS transistors MS 1 , MS 2 , MS 3 , MS 4 , MS 7 , MS 8 and MS 12 , and NMOS transistors MS 5 , MS 6 , MS 9 , MS 10 and MS 13 .
  • the dynamic bias generator 221 operates in the low static current mode (only the basic current I BN ).
  • the switch 225 or 226 is turned on, the dynamic bias generator 221 operates in the high dynamic current mode (the sum of the basic current I BN and the enhanced current I DN ). Therefore, the dynamic bias generator 221 generates the bias voltage (only the bias voltages VB 1 , VB 2 , VB 3 and VB 4 are taken as examples herein) to the amplifier unit 230 according to the above operating current.
  • the amplifier apparatus 200 is very suitable for a system requiring low power consumption.
  • the amplifier apparatus 200 changes the bias point in accordance with the comparing result of the input and output signals.
  • the amplifier apparatus is controlled to operate in the low static current mode, so that the power dissipation can be minimized.
  • the dynamic bias generator 221 supplies a larger operating current to the amplifier unit 230 , i.e., making the amplifier apparatus 200 to operate in the high dynamic current mode.
  • the present invention enhances the slew rate of the amplifier apparatus greatly without increasing the static current consumption.
  • FIG. 7 is a block diagram of a dynamic biasing amplifier apparatus according to another embodiment of the present invention.
  • the amplifier apparatus 700 includes a dynamic biasing apparatus and an amplifier unit 730 .
  • the dynamic biasing apparatus includes a comparator unit 710 and a dynamic bias generator unit 720 .
  • the amplifier unit 730 receives the input signal Vi and output the output signal Vo based on at least a bias voltage (the bias voltages VB 3 - 1 ⁇ VB 3 -n in this embodiment), so as to drive the load (for example, the load capacitor CL).
  • the comparator unit 710 and the amplifier unit 730 can be implemented in other manners.
  • the comparator unit 710 and the amplifier unit 730 can be implemented with reference to the comparator unit 210 and the amplifier unit 230 in the above embodiment, and the details will not be described herein again.
  • the dynamic bias generator unit 720 in this embodiment includes a constant current source 722 , a controlled current source 723 , and a dynamic bias generator 721 .
  • the constant current source 722 supplies a basic current I BP to the dynamic bias generator 721 .
  • the controlled current source 723 determines whether or not to supply an enhanced current I DP to the dynamic bias generator 721 in accordance with the comparing result of the comparator unit 710 (i.e., the first signal V 1 and the second signal V 2 ).
  • the dynamic bias generator 721 generates and adjusts the bias voltages VB 3 - 1 ⁇ VB 3 -n according to the current supplied by the constant current source 722 and the controlled current source 723 .
  • the dynamic bias generator unit 720 controls the operating current of the amplifier unit 730 . Therefore, when the input signal Vi is in steady state, the dynamic bias generator unit 720 controls the amplifier unit 730 to operate in the low static current mode (i.e., making the current of the amplifier unit 730 to operate in the static current region). When the input signal Vi is in transition state, the dynamic bias generator unit 720 controls the amplifier unit 730 to operate in the high dynamic current mode (i.e., making the current of the amplifier unit 730 to operate in the high dynamic current region).
  • the dynamic bias generator 721 can be implemented in other manners. For example, the dynamic bias generator 721 can be implemented with reference to the dynamic bias generator 221 in the above embodiment, and the details will not be described herein again.
  • the dynamic biasing method includes firstly providing an operating current, so as to generate at least a bias voltage to the amplifier apparatus according to the value of the operating current. This step further includes supplying a basic current to serve as a part of the operating current.
  • the amplifier apparatus receives the input signal Vi and output an output signal Vo based on the bias voltage. Next, the input signal Vi and the output signal Vo are compared, so as to obtain a comparing result. If the comparing result shows that the voltage of the input signal Vi is approximate to that of the output signal Vo, the operating current is adjusted to a small current value. For example, only the basic current is supplied to serve as the whole operating current.
  • the operating current is adjusted to a large current value.
  • an enhanced current is supplied to serve as another part of the operating current (i.e., making the sum of the basic current and the enhanced current as the operating current), so as to adjust the operating current to a large current value.
  • the bias voltage is adjusted according to the value of the operating current. If the enhanced current is not supplied, the bias voltage is adjusted according to the basic current, so as to control the amplifier apparatus to operate in the low static current mode, when the input signal is in steady state. If the enhanced current is provided, the bias voltage is adjusted according to the sum of the basic current and the enhanced current, so as to control the amplifier apparatus to operate in the high dynamic current mode when the input signal Vi is in the transition state.
  • the bias point of the amplifier apparatus is changed in accordance with the comparing result of the input signal Vi and the output signal Vo. Therefore, when the input signal Vi is in steady state, the amplifier apparatus is controlled to operate in the low static current mode, so as to reduce the power consumption. When the input signal Vi is in transition state, the amplifier apparatus is controlled to operate in the high dynamic current mode.
  • the above embodiment greatly enhances the slew rate of the amplifier apparatus without enhancing the static current consumption.

Abstract

A dynamic biasing amplifier apparatus, and dynamic biasing apparatus, and method are disclosed. The dynamic biasing amplifier apparatus includes a comparator unit, a dynamic bias generator unit, and an amplifier unit. The amplifier unit receives an input signal and output an output signal based on at least a bias voltage. The comparator unit compares the positive and negative input signals of the amplifier unit. The dynamic bias generator unit generates and adjusts the bias voltage in accordance with the comparing result of the comparator unit. Therefore, the dynamic bias generator unit controls the amplifier unit to operate in a low static current mode when the input signal is in steady state; and the dynamic bias generator unit controls the amplifier unit to operate in a high dynamic current mode when the input signal is in transition state.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 96109882, filed Mar. 22, 2007. All disclosure of the Taiwan application is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an operational amplifier. More particularly, the present invention relates to a dynamic biasing amplifier, dynamic biasing apparatus and method.
2. Description of Related Art
FIG. 1 is a block diagram of a conventional amplifier. In a conventional amplifier, a current source 110 supplies a constant current IBP to a DC bias generator 120. The DC bias generator 120 then generates a DC bias voltage VB1-1˜VB1-n to an operational amplifier 130 based on the constant current IBP. The operational amplifier 130 performs signal amplification based on the bias point provided by the DC bias generator 120, so as to amplify the input signal Vi into an output signal Vo.
If the operational amplifier has a relatively large load capacitance (CL), the DC bias generator 120 requires a higher DC bias current IBP, such that the operational amplifier 130 can achieve the required switching speed. It turns out that the conventional amplifier has a drawback of high power consumption in the steady state since the DC bias current IBP must be very large (to meet the requirements of the switching speed) in high operation or driving a heavy load. On the other hand, if the DC bias current IBP of the conventional amplifier is small in order to save power, the operation speed will become very low.
SUMMARY OF THE INVENTION
The present invention provides a dynamic biasing amplifier apparatus, dynamic biasing apparatus and method, such that an amplifier can operate in a low current mode in the steady state to reduce the power consumption. When the voltage level of the input and output signals are not equal (i.e., the input signal is in the transition state), the amplifier can operate in a high current mode, so as to reduce the settling time of the amplifier.
As embodied and broadly described herein, the present invention provides a dynamic biasing amplifier apparatus, which includes a comparator unit, a dynamic bias generator unit, and an amplifier unit. The amplifier unit receives an input signal and output an output signal based on bias voltage. The comparator unit compares the input and output signals of the amplifier unit. The dynamic bias generator unit is coupled between the comparator unit and the amplifier unit. The dynamic bias generator unit generates and adjusts the bias voltage in accordance with the comparing result of the comparator unit. Therefore, the dynamic bias generator unit controls the amplifier unit to operate in a low static current mode when the input signal is in steady state; and the dynamic bias generator unit controls the amplifier unit to operate in a high dynamic current mode when the input signal is in transition state.
The present invention provides a dynamic biasing apparatus for providing at least a bias voltage to an amplifier unit, so as to control the amplifier unit to amplify an input signal to output an output signal. The dynamic biasing apparatus includes a comparator unit and a dynamic bias generator unit. The comparator unit compares the input and output signals. The dynamic bias generator unit is coupled to the comparator unit, for generating and adjusting the bias voltage in accordance with the comparing result of the comparator unit. Therefore, the dynamic bias generator unit controls the amplifier unit to operate in a low static current mode when the input signal is in steady state; and the dynamic bias generator unit controls the amplifier unit to operate in a high dynamic current mode when the input signal is in transition state.
The present invention provides a dynamic biasing method of an amplifier apparatus. The amplifier apparatus receives an input signal and output an output signal based on at least a bias voltage. The dynamic biasing method includes providing an operating current. The input and output signals are compared to obtain a comparing result. If the comparing result shows that the voltage of the output signal is approximate to that of the input signal, the operating current is adjusted to a small current. If the comparing result shows that the voltage of the output signal is not close to that of the input signal, the operating current is adjusted to a large current. The bias voltage is adjusted according to the value of the operating current, so as to control the amplifier apparatus to operate in a low static current mode when the input signal is in steady state, and to control the amplifier apparatus to operate in a high dynamic current mode when the input signal is at transition state.
In the present invention, the bias point of the amplifier apparatus can be changed in accordance with the comparing result of the input and output signals. Therefore, the amplifier apparatus is controlled to operate in a low static current mode when the input signal is in steady state; and the amplifier apparatus is controlled to operate in a high dynamic current mode when the input signal is in transition state. Particularly, when the amplifier apparatus is used to drive a relatively large capacitor, the present invention can greatly enhances the slew rate of the amplifier without increasing the static power consumption.
In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
FIG. 1 is a block diagram of a conventional amplifier.
FIG. 2 shows a dynamic biasing amplifier according to an embodiment of the present invention.
FIG. 3 is a signal timing diagram of an amplifier apparatus in FIG. 2 according to an embodiment of the present invention.
FIG. 4 is a circuit diagram of a comparator unit in FIG. 2 according to an embodiment of the present invention.
FIG. 5 shows a simulation result of the comparator unit in FIG. 4 according to an embodiment of the present invention.
FIG. 6 is a circuit diagram of a dynamic bias generator unit in FIG. 2 according to an embodiment of the present invention.
FIG. 7 is a block diagram of a dynamic biasing amplifier apparatus according to another embodiment of the present invention.
 DESCRIPTION OF EMBODIMENTS
FIG. 2 shows a dynamic biasing amplifier apparatus according to an embodiment of the present invention. Referring to FIG. 2, the amplifier apparatus 200 includes a dynamic biasing apparatus and an amplifier unit 230. The dynamic biasing apparatus includes a comparator unit 210 and a dynamic bias generator unit 220. The amplifier unit 230 receives an input signal Vi and output an output signal Vo based on at least a bias voltage (bias voltages VB2-1˜VB2-n in this embodiment), so as to drive a load (indicated by a load capacitor CL).
The amplifier unit 230 of the present invention can be implemented in other manners. The example as shown in FIG. 2 uses an operational amplifier 231 as the amplifier unit 230. The operational amplifier 231 receives the bias voltages VB2-1˜VB2-n thereof, so as to determine the bias point of the internal circuit operation. A negative input terminal of the operational amplifier 231 is coupled to the output terminal. A positive input terminal of the operational amplifier 231 receives the input signal Vi, and an output terminal outputs the output signal Vo to the capacitor load CL.
The comparator unit 210 receives and compares the input signal Vi and the output signal Vo of the amplifier unit 230, and outputs a first signal V1 and a second signal V2 to indicate the comparing result. If the comparator unit 210 determines that the voltage of the input signal Vi is approximate to that of the output signal Vo, the signals V1 and V2 are disabled. The description that “the input signal Vi is approximate to that of the output signal Vo” is not limited to “the input signal Vi is equal to the output signal Vo.” The detailed description can be obtained with reference to FIG. 3 and the following illustrations.
FIG. 3 is a signal timing diagram of an amplifier apparatus 200 in FIG. 2 according to an embodiment of the present invention. When the input signal Vi transits from a low level to a high level at a time t1, the output voltage is settled to a high level until t2. As the input signal Vi remains in steady state between time t2 to t3, the output signal Vo still remains in steady state. If the amplifier 230 is configured as an unity gain amplifier, it is desired that the voltage of the input signal Vi in a time interval of t2 to t3 is equal to the voltage of the output signal Vo (a slight error is allowed in practice). If the voltage gain of the amplifier unit 230 is not equal to 1, the voltage of the signal Vo is in a predetermined proportion to that of the signal Vi in the time interval of t2 to t3. Even though the input signal Vi transits at time t3, which results in the output signal Vo transits at time t4 accordingly, the voltage of the signal Vo is still in the same predetermined proportion to that of the signal Vi when the signals Vi and Vo return to the steady state (for example, time t4 to t5). Therefore, as long as the proportion between the voltages of the signal Vi and the signal Vo meets the predetermined proportion of the amplifier unit 230, it conforms to the description that “the input signal Vi is approximate to the output signal Vo” in the present invention.
Referring to FIGS. 2 and 3, it is assumed in this embodiment that the amplifier 230 is configured as an unity gain amplifier. When the voltage of the input signal Vi is greater than that of the output signal Vo, which indicates that the input signal Vi is transited ahead of Vo (for example, in the time interval of t1 to t2), the amplifier unit 230 requires a large current to drive the load capacitor CL, so as to reduce the settling time. Therefore, if the comparator unit 210 determines that the voltage of the input signal Vi is greater than that of the output signal Vo, the comparator unit 210 enables the first signal Vi and disables the second signal V2.
In addition, when the voltage of the input signal Vi is smaller than that of the output signal Vo, which indicates that the input signal Vi is transited ahead of Vo (for example, in the time interval of t3 to t4), the amplifier unit 230 still requires a large current to drive the capacitor load CL, so as to reduce the settling time. If the comparator unit 210 determines that the voltage of the input signal Vi is smaller than that of the output signal Vo, the comparator unit 210 disables the first signal V1 and enables the second signal V2.
Therefore, the dynamic bias generator unit 220 can identify if the input signal Vi is in the steady state or the transition state according to the comparing result of the comparator unit 210 (i.e., enabling states of the first signal V1 and the second signal V2). The dynamic bias generator unit 220 generates the bias voltages VB2-1˜VB2-n and adjusts the level of the bias voltages VB2-1˜VB2-n according to the comparing result of the comparator unit 210. By determining the level of the bias voltages VB2-1˜VB2-n, the dynamic bias generator unit 220 can control the operating current of the amplifier unit 230. Therefore, when the input signal Vi is in steady state, the dynamic bias generator unit 220 controls the amplifier unit 230 to operate in a low static current mode (i.e., making the current of the amplifier unit 230 to operate in a lower static current region). When the input signal Vi is in transition state, the dynamic bias generator unit 220 controls the amplifier unit 230 to operate in a high dynamic current mode (i.e., making the current of the amplifier unit 230 to operate in a higher dynamic current region).
The dynamic bias generator unit 220 in this embodiment includes a constant current source 222, a controlled current source 223, and a dynamic bias generator 221. The constant current source 222 supplies a basic current IBN to the dynamic bias generator 221. The controlled current source 223 determines whether or not to supply an enhanced current IDN to the dynamic bias generator 221 in accordance with the comparing result of the comparator unit 210. The dynamic bias generator 221 generates and adjusts the bias voltages VB2-1˜VB2-n according to the current supplied by the constant current source 222 and the controlled current source 223.
The controlled current source 223 includes an enhanced current source 224 and a switch unit constituted by switches 225 and 226. The enhanced current source 224 supplies the enhanced current IDN. The switches 225 and 226 are connected in parallel between the enhanced current source 224 and the dynamic bias generator 221. The switch unit determines whether or not to output the enhanced current IDN to the dynamic bias generator 221 in accordance with the comparing result of the comparator unit 210. If the controlled current source 223 does not supply the enhanced current IDN (i.e., the switches 225 and 226 are turned off), the dynamic bias generator 221 outputs a corresponding bias voltage according to the basic current IBN, so as to control the amplifier unit 230 to operate in the low static current mode. If the controlled current source 223 supplies the enhanced current IDN (i.e., one of the switches 225 and 226 is turned on), the dynamic bias generator 221 outputs a corresponding bias voltage according to a sum of the basic current IBN and the enhanced current IDN, so as to control the amplifier unit 230 to operate in the high dynamic current mode. Therefore, in the steady state, the amplifier unit 230 can operate when the operating current is very low. When the input signal Vi is not equal to the output signal Vo, the amplifier unit 230 amplifies the differential input signal and the dynamic biased generator 221 then adjusts its operating current, so as to accelerate the transition speed of the amplifier unit 230.
FIG. 4 is a circuit diagram of a comparator unit 210 in FIG. 2 according to an embodiment of the present invention. The comparator unit 210 includes NMOS transistors MTR0, MTR2, MTR12, MTR6, MTR7, MTR11, MTR13, and MTR14, and PMOS transistors MTR1, MTR3, MTR4, MTR5, MTR18, MTR19. The NMOS transistors MTR0, MTR2, MTR12, MTR6, MTR7, MTR14 form a current mirror. The PMOS transistors MTR1 and MTR3 form another current mirror. The transistors MTR4, MTR5 form a differential pair for receiving the input signal Vi and the output signal Vo of the amplifier unit 230. V1 and V2 are the comparing result of the comparator unit 210.
FIG. 5 shows a simulation result of the comparator unit 210 in FIG. 2 according to an embodiment of the present invention. The simulation conditions include that the output signal Vo of the amplifier unit 230 is equal to 0V, and the input signal Vi of the amplifier unit 230 is changed from 0V to 0.5V. The change of the output voltage of the first signal V1 (i.e., the comparing result of the comparator unit 210) can be observed from FIG. 5. The simulation result shows that when the voltage difference between the input signal Vi and the output signal Vo is approximate to 100 mV, the first signal V1 is greatly changed.
FIG. 6 is a circuit diagram of a dynamic bias generator unit 220 in FIG. 2 according to an embodiment of the present invention. The enhanced current source 224 includes PMOS transistors MTR15 and MTR16, and NMOS transistors MTR17 and MTR8. The transistor MTR8 is a current source. The size of the transistor MTR8 or the reference voltage VBP can be adjusted according to the actual requirements, so as to achieve a desired enhanced current IDN. The above reference voltage VBP can be a gate voltage of the transistor MTR1 of the comparator unit 210 in FIG. 4.
Herein, the NMOS transistor can be used to implement the switches 225 and 226. The signals V1 and V2 output by the comparator unit 210 are used to control the switches 225 and 226. It is determined whether or not to supply the enhanced current IDN to the dynamic bias generator 221 according to the states of the switches 225 and 226. The switches 225 and 226 can be implemented in other manners. For example, one MOS switch and one OR gate can be used to replace the switches 225 and 226 in FIG. 6. Both ends of the MOS switch are respectively connected to the dynamic bias generator 221 and the enhanced current source 224. The OR gate receives the signals V1 and V2, and the output of the OR gate is used to control the MOS switch, so as to determine whether or not to supply the enhanced current IDN to the dynamic bias generator 221.
The constant current source 222 can be implemented by the NMOS transistor MS11. The size of the transistor MS11 or the reference voltage VBN can be adjusted according to the actual requirements, so as to achieve the desired basic current IBN. The reference voltage VBN can be the gate voltage of the transistor MTR0 in the comparator unit 210 of FIG. 4.
The dynamic bias generator 221 includes PMOS transistors MS1, MS2, MS3, MS4, MS7, MS8 and MS12, and NMOS transistors MS5, MS6, MS9, MS10 and MS13. When the switches 225 and 226 are turned off, the dynamic bias generator 221 operates in the low static current mode (only the basic current IBN). When the switch 225 or 226 is turned on, the dynamic bias generator 221 operates in the high dynamic current mode (the sum of the basic current IBN and the enhanced current IDN). Therefore, the dynamic bias generator 221 generates the bias voltage (only the bias voltages VB1, VB2, VB3 and VB4 are taken as examples herein) to the amplifier unit 230 according to the above operating current.
Therefore, the amplifier apparatus 200 is very suitable for a system requiring low power consumption. The amplifier apparatus 200 changes the bias point in accordance with the comparing result of the input and output signals. In the steady state, the amplifier apparatus is controlled to operate in the low static current mode, so that the power dissipation can be minimized. When the input signal is in transition state (i.e., when the level of the input voltage Vi and that of the output voltage Vo of the amplifier unit 230 are different), the dynamic bias generator 221 supplies a larger operating current to the amplifier unit 230, i.e., making the amplifier apparatus 200 to operate in the high dynamic current mode. Particularly, when the amplifier apparatus 200 is used to drive a larger capacitive load CL, the present invention enhances the slew rate of the amplifier apparatus greatly without increasing the static current consumption.
The implementation of the present invention is not limited to the above embodiments. Those of ordinary skill in the art can implement the present invention in other manners as required according to the teaching of the above embodiments. For example, FIG. 7 is a block diagram of a dynamic biasing amplifier apparatus according to another embodiment of the present invention. Referring to FIG. 7, the amplifier apparatus 700 includes a dynamic biasing apparatus and an amplifier unit 730. The dynamic biasing apparatus includes a comparator unit 710 and a dynamic bias generator unit 720. The amplifier unit 730 receives the input signal Vi and output the output signal Vo based on at least a bias voltage (the bias voltages VB3-1˜VB3-n in this embodiment), so as to drive the load (for example, the load capacitor CL).
The comparator unit 710 and the amplifier unit 730 can be implemented in other manners. For example, the comparator unit 710 and the amplifier unit 730 can be implemented with reference to the comparator unit 210 and the amplifier unit 230 in the above embodiment, and the details will not be described herein again.
The dynamic bias generator unit 720 in this embodiment includes a constant current source 722, a controlled current source 723, and a dynamic bias generator 721. The constant current source 722 supplies a basic current IBP to the dynamic bias generator 721. The controlled current source 723 determines whether or not to supply an enhanced current IDP to the dynamic bias generator 721 in accordance with the comparing result of the comparator unit 710 (i.e., the first signal V1 and the second signal V2). The dynamic bias generator 721 generates and adjusts the bias voltages VB3-1˜VB3-n according to the current supplied by the constant current source 722 and the controlled current source 723. By determining the levels of the bias voltages VB3-1˜VB3-n, the dynamic bias generator unit 720 controls the operating current of the amplifier unit 730. Therefore, when the input signal Vi is in steady state, the dynamic bias generator unit 720 controls the amplifier unit 730 to operate in the low static current mode (i.e., making the current of the amplifier unit 730 to operate in the static current region). When the input signal Vi is in transition state, the dynamic bias generator unit 720 controls the amplifier unit 730 to operate in the high dynamic current mode (i.e., making the current of the amplifier unit 730 to operate in the high dynamic current region). The dynamic bias generator 721 can be implemented in other manners. For example, the dynamic bias generator 721 can be implemented with reference to the dynamic bias generator 221 in the above embodiment, and the details will not be described herein again.
In view of the above, the embodiment of a dynamic biasing method of an amplifier apparatus will be described below. The dynamic biasing method includes firstly providing an operating current, so as to generate at least a bias voltage to the amplifier apparatus according to the value of the operating current. This step further includes supplying a basic current to serve as a part of the operating current.
The amplifier apparatus receives the input signal Vi and output an output signal Vo based on the bias voltage. Next, the input signal Vi and the output signal Vo are compared, so as to obtain a comparing result. If the comparing result shows that the voltage of the input signal Vi is approximate to that of the output signal Vo, the operating current is adjusted to a small current value. For example, only the basic current is supplied to serve as the whole operating current.
If the comparing result shows that the voltage of the input signal Vi is not approximate to that of the output signal Vo, the operating current is adjusted to a large current value. For example, an enhanced current is supplied to serve as another part of the operating current (i.e., making the sum of the basic current and the enhanced current as the operating current), so as to adjust the operating current to a large current value.
Finally, the bias voltage is adjusted according to the value of the operating current. If the enhanced current is not supplied, the bias voltage is adjusted according to the basic current, so as to control the amplifier apparatus to operate in the low static current mode, when the input signal is in steady state. If the enhanced current is provided, the bias voltage is adjusted according to the sum of the basic current and the enhanced current, so as to control the amplifier apparatus to operate in the high dynamic current mode when the input signal Vi is in the transition state.
In the above embodiment, the bias point of the amplifier apparatus is changed in accordance with the comparing result of the input signal Vi and the output signal Vo. Therefore, when the input signal Vi is in steady state, the amplifier apparatus is controlled to operate in the low static current mode, so as to reduce the power consumption. When the input signal Vi is in transition state, the amplifier apparatus is controlled to operate in the high dynamic current mode. The above embodiment greatly enhances the slew rate of the amplifier apparatus without enhancing the static current consumption.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (13)

1. A dynamic biasing amplifier apparatus, comprising:
an amplifier unit, for receiving and amplifying an input signal to output an output signal based on at least a bias voltage;
a comparator unit, for comparing the input and output signals of the amplifier unit; and
a dynamic bias generator unit, coupled between the comparator unit and the amplifier unit, for generating and adjusting the bias voltage in accordance with a comparing result of the comparator unit, so as to control the amplifier unit to operate in a low static current mode when the input signal is in a steady state, and to control the amplifier unit to operate in a high dynamic current mode when the input signal is in a transition state.
2. The dynamic biasing amplifier apparatus as claimed in claim 1, wherein the comparing result of the comparator unit comprises a first signal and a second signal; if the comparator unit determines that a voltage of the input signal is approximate to that of the output signal, the first signal and the second signal are disabled; if the comparator unit determines that the voltage of the input signal is greater than that of the output signal, the first signal is enabled and the second signal is disabled; and if the comparator unit determines that the voltage of the input signal is smaller than that of the output signal, the first signal is disabled, and the second signal is enabled.
3. The dynamic biasing amplifier apparatus as claimed in claim 1, wherein the dynamic bias generator unit comprises:
a constant current source, for supplying a basic current;
a controlled current source, for determining whether or not to provide an enhanced current in accordance with a comparing result of the comparator unit; and
a dynamic bias generator, for generating and adjusting the bias voltage according to a current supplied by the constant current source and the controlled current source;
wherein if the controlled current source does not supply the enhanced current, the dynamic bias generator outputs a corresponding bias voltage according to the basic current, so as to control the amplifier unit to operate in the low static current mode; and
if the controlled current source supplies the enhanced current, the dynamic bias generator outputs a corresponding bias voltage according to a sum of the basic current and the enhanced current, so as to control the amplifier unit to operate in the high dynamic current mode.
4. The dynamic biasing amplifier apparatus as claimed in claim 3, wherein the controlled current source comprises:
an enhanced current source, for supplying the enhanced current; and
a switch unit, coupled between the enhanced current source and the dynamic bias generator, for determining whether or not to output the enhanced current to the dynamic bias generator in accordance with the comparing result of the comparator unit.
5. The dynamic biasing amplifier apparatus as claimed in claim 1, wherein the amplifier unit comprises an operational amplifier, having a bias end receiving the bias voltage, a positive input end receiving the input signal, a negative input end coupled to the output end, and an output end outputting the output signal.
6. A dynamic biasing apparatus, for providing at least a bias voltage to an amplifier unit, so as to control the amplifier unit to amplify an input signal to output an output signal, comprising:
a comparator unit, for comparing a differential input signals; and
a dynamic bias generator unit, coupled to the comparator unit, for generating and adjusting the bias voltage in accordance with the comparing result of the comparator unit, so as to control the amplifier unit to operate in a low static current mode when the input signal is in a steady state, and to control the amplifier unit to operate in a high dynamic current mode when the input signal is in a transition state.
7. The dynamic biasing apparatus as claimed in claim 6, wherein the comparing result of the comparator unit comprises a first signal and a second signal; if the comparator unit determines that a voltage of the positive input is approximate to that of the negative input, the first and second signals are disabled; if the comparator unit determines that the voltage of the positive input is greater than that of the negative input, the first signal is enabled and the second signal is disabled; and if the comparator unit determines that the voltage of the positive input is smaller than that of the negative input, the first signal is disabled and the second signal is enabled.
8. The dynamic biasing apparatus as claimed in claim 6, wherein the dynamic bias generator unit comprises:
a constant current source, for supplying a basic current;
a controlled current source, for determining whether or not to supply an enhanced current in accordance with the comparing result of the comparator unit; and
a dynamic bias generator, for generating and adjusting the bias voltage according to a current supplied by the constant current source and the controlled current source;
wherein if the controlled current source does not supply the enhanced current, the dynamic bias generator outputs a corresponding bias voltage according to the basic current, so as to control the amplifier unit to operate in the low static current mode; and
if the controlled current source supplies the enhanced current, the dynamic bias generator outputs a corresponding bias voltage according to a sum of the basic current and the enhanced current, so as to control the amplifier unit to operate in the high dynamic current mode.
9. The dynamic biasing apparatus as claimed in claim 8, wherein the controlled current source comprises:
an enhanced current source, for supplying the enhanced current; and
a switch unit, coupled between the enhanced current source and the dynamic bias generator, for determining whether or not to output the enhanced current to the dynamic bias generator in accordance with the comparing result of the comparator unit.
10. A dynamic biasing method of an amplifier apparatus, wherein the amplifier apparatus receives an input signal and output an output signal based on at least a bias voltage, comprising:
providing an operating current;
comparing the input and output signals to obtain a comparing result;
if the comparing result shows that a voltage of the input signal is approximate to that of the output signal, adjusting the operating current to a small current value;
if the comparing result shows that the voltage of the input signal is not approximate to that of the output signal, adjusting the operating current to a large current value; and
wherein the bias voltage is adjusted according to the value of the operating current, so as to control the amplifier apparatus to operate in a low static current mode when the input signal is in a steady state, and to control the amplifier apparatus to operate in a high dynamic current mode when the input signal is in a transition state.
11. The dynamic biasing method of an amplifier apparatus as claimed in claim 10, wherein the step of providing the operating current comprises:
providing a basic current as a part of the operating current.
12. The dynamic biasing method of an amplifier apparatus as claimed in claim 11, wherein if the comparing result shows that the voltage of the input signal is not approximate to that of the output signal, an enhanced current is provided to serve as another part of the operating current, so as to adjust the operating current as a large current value.
13. The dynamic biasing method of an amplifier apparatus as claimed in claim 12, wherein if the enhanced current is not provided, the bias voltage is adjusted according to the basic current, so as to control the amplifier apparatus to operate in the low static current mode; and
if the enhanced current is provided, the bias voltage is adjusted according to a sum of the basic current and the enhanced current, so as to control the amplifier apparatus to operate in the high dynamic current mode.
US11/832,653 2007-03-22 2007-08-02 Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method Active 2027-08-21 US7479833B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW96109882 2007-03-22
TW096109882A TWI334689B (en) 2007-03-22 2007-03-22 Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method

Publications (2)

Publication Number Publication Date
US20080231372A1 US20080231372A1 (en) 2008-09-25
US7479833B2 true US7479833B2 (en) 2009-01-20

Family

ID=39774088

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/832,653 Active 2027-08-21 US7479833B2 (en) 2007-03-22 2007-08-02 Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method

Country Status (2)

Country Link
US (1) US7479833B2 (en)
TW (1) TWI334689B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100097142A1 (en) * 2008-10-20 2010-04-22 Raydium Semiconductor Corporation Driving circuit system and method of elevating slew rate of operational amplifier

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112953519B (en) * 2021-01-28 2022-05-17 电子科技大学 Self-adaptive dynamic delay circuit
US11791804B2 (en) * 2022-03-11 2023-10-17 Changxin Memory Technologies, Inc. Circuit for generating bias signal and clock input circuit

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081558A (en) * 1997-08-20 2000-06-27 Integration Associates, Inc. Apparatus and method for low power operation with high sensitivity in a communications receiver
US6559722B1 (en) * 1999-08-10 2003-05-06 Anadigics, Inc. Low bias current/temperature compensation current mirror for linear power amplifier
US6765443B2 (en) * 2002-02-21 2004-07-20 Ericsson Inc. Dynamic bias controller for power amplifier circuits
US6861896B2 (en) * 2000-02-04 2005-03-01 The Trustees Of Columbia University Of The City Of New York Circuits with dynamic biasing
US7071778B2 (en) * 2003-04-28 2006-07-04 Sony Corporation High-speed low-power dynamic current biased operational amplifier
US7352247B2 (en) * 2004-12-02 2008-04-01 Electronics And Telecommunications Research Institute Triple cascode power amplifier of inner parallel configuration with dynamic gate bias technique

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081558A (en) * 1997-08-20 2000-06-27 Integration Associates, Inc. Apparatus and method for low power operation with high sensitivity in a communications receiver
US6559722B1 (en) * 1999-08-10 2003-05-06 Anadigics, Inc. Low bias current/temperature compensation current mirror for linear power amplifier
US6861896B2 (en) * 2000-02-04 2005-03-01 The Trustees Of Columbia University Of The City Of New York Circuits with dynamic biasing
US6765443B2 (en) * 2002-02-21 2004-07-20 Ericsson Inc. Dynamic bias controller for power amplifier circuits
US7071778B2 (en) * 2003-04-28 2006-07-04 Sony Corporation High-speed low-power dynamic current biased operational amplifier
US7352247B2 (en) * 2004-12-02 2008-04-01 Electronics And Telecommunications Research Institute Triple cascode power amplifier of inner parallel configuration with dynamic gate bias technique

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100097142A1 (en) * 2008-10-20 2010-04-22 Raydium Semiconductor Corporation Driving circuit system and method of elevating slew rate of operational amplifier
US8018282B2 (en) * 2008-10-20 2011-09-13 Raydium Semiconductor Corporation Driving circuit system and method of elevating slew rate of operational amplifier

Also Published As

Publication number Publication date
TW200840203A (en) 2008-10-01
US20080231372A1 (en) 2008-09-25
TWI334689B (en) 2010-12-11

Similar Documents

Publication Publication Date Title
US11876510B2 (en) Load driver
US7391264B2 (en) Amplifier
US7994864B2 (en) Audio out unit
US7786801B2 (en) Operational amplifier having high slew rate and stability, and operating method thereof
US7764123B2 (en) Rail to rail buffer amplifier
US6897726B2 (en) Differential circuit, amplifier circuit, and display device using the amplifier circuit
US7176910B2 (en) Driving circuit for display device
KR20070066955A (en) Power supply circuit
JP2008104063A (en) Buffer circuit
US7463014B2 (en) High impedance current mirror with feedback
JP2008067186A (en) Differential amplifier circuit, voltage regulator using differential amplifier circuit and operation control method of differential amplifier circuit
US8013679B2 (en) Operational amplifier
US7358812B2 (en) Class AB operational buffer
US7675330B2 (en) Low power differential signaling transmitter
US7652534B1 (en) Rail-to-rail operational amplifier capable of reducing current consumption
KR100753151B1 (en) Operational amplifier for output buffer and signal processing circuit using thereof
EP1955437B1 (en) Small signal amplifier with large signal output boost stage
US7479833B2 (en) Dynamic biasing amplifier apparatus, dynamic biasing apparatus and method
JP2008311904A (en) Operational amplifier circuit
US7808281B1 (en) Differential common mode logic driver with switching control circuit
JP4783223B2 (en) Voltage regulator
KR100938892B1 (en) Dynamic Current Biasing Circuit
WO2023223468A1 (en) Bias voltage generation circuit and electronic circuit
JP2012156826A (en) Comparator
US11703900B2 (en) Transmitter

Legal Events

Date Code Title Description
AS Assignment

Owner name: NOVATEK MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, WEI-ZEN;LIAO, DAR-HUEI;YEN, CHIH-JEN;REEL/FRAME:019675/0396

Effective date: 20070725

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12