US7911046B2 - Integrated circuit packaging system with interposer - Google Patents

Integrated circuit packaging system with interposer Download PDF

Info

Publication number
US7911046B2
US7911046B2 US12/391,807 US39180709A US7911046B2 US 7911046 B2 US7911046 B2 US 7911046B2 US 39180709 A US39180709 A US 39180709A US 7911046 B2 US7911046 B2 US 7911046B2
Authority
US
United States
Prior art keywords
integrated circuit
interposer
upper die
coupling slot
coupling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/391,807
Other versions
US20090152704A1 (en
Inventor
Philip Lyndon Cablao
Rachel Layda Abinan
Dario S. Filoteo, Jr.
Allan P. Ilagan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Stats Chippac Pte Ltd
Original Assignee
Stats Chippac Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Pte Ltd filed Critical Stats Chippac Pte Ltd
Priority to US12/391,807 priority Critical patent/US7911046B2/en
Publication of US20090152704A1 publication Critical patent/US20090152704A1/en
Application granted granted Critical
Publication of US7911046B2 publication Critical patent/US7911046B2/en
Assigned to CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT reassignment CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD., STATS CHIPPAC, INC.
Assigned to STATS CHIPPAC PTE. LTE. reassignment STATS CHIPPAC PTE. LTE. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD.
Assigned to STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., STATS CHIPPAC, INC. reassignment STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Assigned to STATS CHIPPAC PTE.LTE. reassignment STATS CHIPPAC PTE.LTE. CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292) Assignors: STATS CHIPPAC LTD.
Assigned to STATS ChipPAC Pte. Ltd. reassignment STATS ChipPAC Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Assignors: STATS CHIPPAC LTD.
Assigned to STATS ChipPAC Pte. Ltd. reassignment STATS ChipPAC Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME. Assignors: STATS CHIPPAC LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73207—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Definitions

  • the present invention relates generally to integrated circuit packaging, and more particularly to a system for packaging System-in-Package configurations.
  • IC integrated circuits
  • Semiconductors, or integrated circuits are found in virtually every electrical product manufactured today. IC's are used not only in very sophisticated industrial and commercial electronic equipment, but also in many household and consumer items such as televisions, clothes washers and dryers, radios, and telephones. As products become smaller but more functional, there is a need to include more IC's in the smaller products to perform the functionality.
  • the shrinking of cellular telephones that also function as cameras, internet access devices, and music players is one example of how more and more capabilities are incorporated into smaller and smaller electronic products.
  • MCM structures have been developed to meet the demand.
  • MCM structures have a number of dies and other components mounted within a single integrated circuit package.
  • the number of dies and other components can be mounted in a vertical manner, a lateral manner, or combinations thereof.
  • stacked-die packages offer a number of advantages that relate to the manufacturing of the package, such as ease of handling and assembly.
  • the dice are sequentially coupled, typically with automated wire-bonding equipment employing well-known thermal compression or ultrasonic wire-bonding techniques.
  • the head of a wire-bonding apparatus applies a downward pressure on a conductive wire held in contact with a wire-bonding pad on the die to weld, or bond, the wire to the bonding pad on the die.
  • stacked dice can be fabricated faster and less expensively than several semiconductors, each having a single die, which perform the same functions.
  • the stacked dice approach is beneficial because of the increase in circuit density, improvement in signal quality of embedded interconnects, and achieved within the integrated circuit package.
  • IPD integrated passive devices
  • the present invention provides an integrated circuit packaging system including forming an interposer having a coupling slot, securing an upper die on the interposer, mounting the interposer over an integrated circuit, and coupling the integrated circuit to the upper die through the coupling slot.
  • FIG. 1 is a cross-sectional view of an integrated circuit packaging system, in an embodiment of the present invention
  • FIG. 2 is a top view of an interposer assembly having the coupling slot, in an embodiment of the present invention
  • FIG. 3 is a cross-sectional view of an integrated circuit packaging system, in an alternative embodiment of the present invention.
  • FIG. 4 is a cross-sectional view of an integrated circuit packaging system, in another alternative embodiment of the present invention.
  • FIG. 5 is a top view of an interposer assembly having a plurality of coupling slots, in an alternative embodiment of the present invention.
  • FIG. 6 is an enlarged cross-sectional view of a segment of the integrated circuit packaging system in an electrical coupling phase of manufacturing
  • FIG. 7 is a cross-sectional view of the integrated circuit packaging system, in yet another alternative embodiment of the present invention.
  • FIG. 8 is a cross-sectional view of an enhanced ball grid array (EBGA) package, in still another alternative embodiment of the present invention.
  • EBGA enhanced ball grid array
  • FIG. 9 is a flow chart of an integrated circuit packaging system for manufacturing the integrated circuit packaging system in an embodiment of the present invention.
  • the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the integrated circuit package substrate, regardless of its orientation.
  • the term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
  • the term “on” means there is direct contact among elements.
  • system means the method and the apparatus of the present invention.
  • processing as used herein includes stamping, forging, patterning, exposure, development, etching, cleaning, and/or removal of the material or laser trimming as required in forming a described structure.
  • FIG. 1 therein is shown a cross-sectional view of an integrated circuit packaging system 100 , in an embodiment of the present invention.
  • the cross-sectional view of the integrated circuit packaging system 100 depicts a substrate 102 having a component side 104 and a connection side 106 .
  • Connection pads 108 are formed on the connection side of the substrate 102 .
  • System interconnects 110 such as solder balls, stud bumps, solder bumps, or solder columns are connected to the connection pads 108 for attachment of the integrated circuit packaging system 100 to the next level system.
  • a bonding pad 112 located on the component side 104 , may be connected to the connection pads 108 by an internal connection 114 .
  • a first integrated circuit 116 such as a flip chip integrated circuit, may be mounted on the component side 104 by an adhesive 118 .
  • the first integrated circuit 116 having connection bumps 120 such as solder bumps, stud bumps, or solder columns, may be positioned around a second integrated circuit 122 mounted on the component side 104 by the adhesive 118 .
  • An interposer 124 having a coupling slot 126 , is electrically connected to the connection bumps 120 and mounted on the second integrated circuit 122 by the adhesive 118 , such as a die attach material or thermally conductive epoxy.
  • the coupling slot 126 may be an opening in the interior portion of the interposer 124 .
  • the coupling slot 126 may be of various shapes, but has a minimum width that allows access to tooling for applying electrical interconnects 128 .
  • a first upper die 130 such as a flip chip integrated circuit, is electrically connected to the surface of the interposer 124 that is opposite the surface connected to the connection bumps 120 .
  • An integrated passive device 132 such as a resistor, a capacitor, or an inductor, may be connected on the vicinity of the first upper die 130 .
  • a second upper die 134 such as an integrated circuit die, may be mounted on the same surface as the integrated passive device 132 by the adhesive 118 .
  • the electrical interconnects 128 may electrically couple the second upper die 134 to the second integrated circuit 122 , through the coupling slot 126 .
  • the second upper die 134 may also be coupled to the component side 104 of the substrate 102 .
  • the electrical interconnects 128 may also connect the component side 104 of the substrate 102 to the interposer 124 in the vicinity of the first upper die 130 or the second upper die 134 .
  • a mold cap 136 such as an epoxy molding compound, is formed over the component side 104 of the substrate 102 .
  • the mold cap 136 encapsulates the first integrated circuit 116 , the second integrated circuit 122 , the first upper die 130 , the second upper die 134 , the integrated passive device 132 , and the electrical interconnects 128 .
  • the mold cap 136 may have a thickness in the range of 1.1 mm to 1.2 mm.
  • FIG. 2 therein is shown a top view of an interposer assembly 200 having the coupling slot 126 , in an embodiment of the present invention.
  • the top view of the interposer assembly 200 depicts the interposer 124 having the coupling slot 126 positioned in the interior section. Bonding pads 202 are arranged around the edges of the interposer 124 and the coupling slot 126 .
  • the first upper die 130 is connected adjacent to the integrated passive device 132 .
  • the second upper die 134 is mounted, on the other side of the coupling slot 126 , by the adhesive 118 .
  • the integrated passive device 132 is connected to component pads 204 .
  • the interposer 124 may be previously assembled, with the first upper die 130 , the integrated passive device 132 , and the second upper die 134 , and tested for proper operation prior to assembly in the next level package. This ability provides an increase in manufacturing yield, thus providing a reduction in cost to the finished product.
  • the above stated example indicates the first upper die 130 and the second upper die 134 are coupled to the interposer 124 , but it is understood that any number of upper die may be coupled to the interposer 124 .
  • a single unit of the integrated passive device 132 is discussed, but any number and mix of the integrated passive device 132 is possible.
  • FIG. 3 therein is shown a cross-sectional view of an integrated circuit packaging system 300 , in an alternative embodiment of the present invention.
  • the cross-sectional view of the integrated circuit packaging system 300 depicts the first integrated circuit 116 mounted on the component side 104 of the substrate 102 .
  • a second integrated circuit 302 such as a flip chip integrated circuit is mounted by the adhesive 118 to the component side 104 .
  • the connection bumps 120 of the second integrated circuit 302 may be electrically connected to the bottom surface of the interposer 124 . Additional signals may be connected between the second integrated circuit 302 and the top surface of the interposer 124 , the integrated passive device 132 , or the second upper die 134 by attaching the electrical interconnects 128 through the coupling slot 126 .
  • the mold cap 136 is formed over the component side 104 of the substrate 102 .
  • FIG. 4 therein is shown a cross-sectional view of an integrated circuit packaging system 400 , in another alternative embodiment of the present invention.
  • the cross-sectional view of the integrated circuit packaging system 400 depicts the substrate 102 with a first integrated circuit die 402 mounted on the component side 104 by the adhesive 118 .
  • a second integrated circuit die 404 is mounted, near the first integrated circuit die 402 , by the adhesive 118 .
  • An interposer 406 is mounted over the first integrated circuit die 402 and the second integrated circuit die 404 by the adhesive 118 .
  • the interposer 406 has a first coupling slot 408 , a second coupling slot 410 , and a third coupling slot 412 .
  • the first upper die 130 may be connected to the interposer 406 through flip chip attach.
  • the second upper die 134 may be mounted on the interposer 406 by the adhesive 118 .
  • the electrical interconnects 128 may be used to couple the second upper die 134 to the second integrated circuit die 404 through the second coupling slot 410 .
  • the second upper die 134 may also be connected to the component side 104 of the substrate 102 through the third coupling slot 412 .
  • FIG. 5 therein is shown a top view of an interposer assembly 500 having a plurality of coupling slots, in an alternative embodiment of the present invention.
  • the top view of the interposer assembly 500 depicts the interposer 406 having a plurality of the coupling slots 410 in the interior section.
  • the bonding pads 202 are arranged around the edges of the interposer 406 as well as surrounding the first coupling slot 408 , the second coupling slot 410 , and the third coupling slot 412 .
  • the first upper die 130 is electrically connected to the interposer 406 between the first coupling slot 408 and the second coupling slot 410 .
  • the second upper die 134 is mounted, by the adhesive 118 , on the interposer 406 between the second coupling slot 410 and the third coupling slot 412 .
  • a plurality of the integrated passive device 132 may be electrically connected to the component pad 204 disbursed around the interposer 406 .
  • FIG. 6 therein is shown an enlarged cross-sectional view of a segment 600 of the integrated circuit packaging system 100 in an electrical coupling phase of manufacturing.
  • the enlarged cross-sectional view of the segment 600 depicts the substrate 102 having the bonding pad 112 , on the component side 104 , positioned between the first integrated circuit die 402 and the second integrated circuit die 404 .
  • the interposer 406 is mounted on the first integrated circuit die 402 and the second integrated circuit die 404 by the adhesive 118 .
  • the second upper die 134 is mounted on top of the interposer 406 by the adhesive 118 .
  • a coupling capillary 602 is mounted on a bonding machine 604 .
  • the shape of the coupling capillary 602 allows it to reach through the third coupling slot 412 for bonding, either thermally or ultrasonically, the electrical interconnect 128 to the bonding pad 112 .
  • the other end of the electrical interconnect 128 may be bonded to the bonding pad 202 , on the top of the interposer 406 , the second upper die 134 , or a combination thereof. It is understood that the bonding exercise stated above is an example and the coupling capillary 602 may be used to bond the electrical interconnects 128 to any of the bonding pad 112 that is accessible.
  • the dimensions of the third coupling slot 412 may assume any shape, but the minimum width of the third coupling slot 412 may be calculated by equation 1.
  • W min 2((Tan ⁇ )( H+WH )+ TW ) (1)
  • W min is the minimum width of the third coupling slot 412
  • the angle ⁇ is the cone angle of the coupling capillary 602
  • H is the distance from the surface of the bonding pad 112 to the top surface of the interposer 406
  • WH is the height of the wire sweep required to cross over the corner of the interposer 406 from the attach point on the bonding pad 202 on the top surface of the interposer 406
  • TW is the width of the tip of the coupling capillary.
  • the combined height (H) includes the thickness of the adhesive 118 on the component side 104 , the thickness of the first integrated circuit die 402 , the thickness of the adhesive 118 between the first integrated circuit die 402 and the interposer 406 , and finally the thickness of the interposer 406 .
  • the values used for this example are within current manufacturing standards for these components.
  • FIG. 7 therein is shown a cross-sectional view of an integrated circuit packaging system 700 , in yet another alternative embodiment of the present invention.
  • the cross-sectional view of the integrated circuit packaging system 700 depicts the substrate 102 having the component side 104 and the connection side 106 .
  • the connection pads 108 are formed on the connection side of the substrate 102 .
  • the system interconnects 110 such as solder balls, stud bumps, solder bumps, or solder columns are connected to the connection pads 108 for attachment of the integrated circuit packaging system 100 to the next level system.
  • the bonding pad 112 located on the component side 104 , may be connected to the connection pads 108 by the internal connection 114 .
  • a first integrated circuit 702 such as a flip chip integrated circuit, may be mounted on the component side 104 by the adhesive 118 .
  • the first integrated circuit 702 having the connection bumps 120 such as solder bumps, stud bumps, or solder columns, may be positioned in the center the component side 104 by the adhesive 118 .
  • the interposer 124 having the coupling slot 126 , is electrically connected to the connection bumps 120 coupled to the first integrated circuit 702 and mounted on a second set of the connection bumps 120 coupled to the component side 104 .
  • the coupling slot 126 may be an opening in the interior portion of the interposer 124 .
  • the coupling slot 126 may be of various shapes, but has the minimum width that allows access to tooling for applying the electrical interconnects 128 .
  • a second integrated circuit 704 such as a flip chip integrated circuit, may be electrically connected to the exposed contact pads (not shown) of the first integrated circuit 702 .
  • An adhesive material 706 such as an under-fill material, supports the second integrated circuit 704 .
  • the second integrated circuit 704 is positioned within the coupling slot 126 of the interposer 124 .
  • the coupling slot 126 may be wide enough to allow the placement of the second integrated circuit 704 and the attachment of the electrical interconnect 128 between the top surface of the interposer 124 and the surface of the first integrated circuit 702 .
  • the first upper die 130 such as a flip chip integrated circuit, is electrically connected to the top surface of the interposer 124 that is opposite the surface connected to the connection bumps 120 .
  • the integrated passive device 132 such as a resistor, a capacitor, or an inductor, may be connected on the vicinity of the first upper die 130 .
  • the second upper die 134 such as an integrated circuit die, may be mounted on the same surface as the integrated passive device 132 by the adhesive 118 .
  • the electrical interconnects 128 may electrically couple the second upper die 134 to the first integrated circuit 702 , through the coupling slot 126 .
  • the second upper die 134 may also be coupled to the component side 104 of the substrate 102 .
  • the electrical interconnects 128 may also connect the component side 104 of the substrate 102 to the interposer 124 in the vicinity of the first upper die 130 or the second upper die 134 .
  • a fifth integrated circuit 708 may be mounted on top of the second integrated circuit 704 .
  • the adhesive 118 may be used to mount the fifth integrated circuit 708 and the electrical interconnects 128 may be used to couple the fifth integrated circuit 708 to the interposer 124 , the first integrated circuit 702 , the component side 104 , or a combination thereof.
  • the mold cap 136 such as an epoxy molding compound, is formed over the component side 104 of the substrate 102 .
  • the mold cap 136 encapsulates the first integrated circuit 702 , the second integrated circuit 704 , the first upper die 130 , the second upper die 134 , the integrated passive device 132 , the fifth integrated circuit 708 , and the electrical interconnects 128 .
  • the mold cap 136 may have a thickness in the range of 1.1 mm to 1.2 mm.
  • FIG. 8 therein is shown a cross-sectional view of an enhanced ball grid array (EBGA) package 800 , in still another alternative embodiment of the present invention.
  • the cross-sectional view of the enhanced ball grid array (EBGA) package 800 depicts a cover 802 , such as a heat sink, having a first integrated circuit 804 mounted by the adhesive 118 .
  • the first integrated circuit 804 may be a flip chip integrated circuit die having the connection bumps 120 .
  • An enhanced ball grid array (EBGA) substrate 806 surrounds the first integrated circuit 804 .
  • the EBGA substrate 806 has a first level signal trace 808 and a second level signal trace 810 .
  • the EBGA substrate 806 is formed with a cavity that provides a first step 812 , having an exposed section of the first level signal trace 808 , and a second step 814 having an exposed section of the second level signal trace 810 .
  • the interposer 124 may be coupled to the connection bumps 120 of the first integrated circuit 804 . Further signal interconnects are provided by connecting the electrical interconnects 128 through the coupling slot 126 between the first integrated circuit 804 and the top surface of the interposer 124 . The electrical interconnects 128 are also coupled between the top surface of the interposer 124 , the first level signal trace 808 , and the second level signal trace.
  • the interposer 124 carries the first upper die 130 , the integrated passive device 132 , and the second upper die 134 .
  • the second upper die 134 may be electrically connected to the first integrated circuit 804 , the first level signal trace 808 , the second level signal trace, the top surface of the interposer 124 , or a combination thereof.
  • the mold cap 136 encapsulates the first integrated circuit 804 , the interposer 124 , the first upper die 130 , the integrated passive device 132 , the second upper die 134 , the electrical interconnects 128 , the first step 812 and the second step 814 .
  • the system interconnects 110 are coupled to system pads 816 for connection to the next level system, such as a printed circuit board (not shown).
  • FIG. 9 therein is shown a flow chart of an integrated circuit packaging system 900 for manufacturing the integrated circuit packaging system 100 with the interposer 124 in an embodiment of the present invention.
  • the system 900 includes forming an interposer having a coupling slot in a block 902 ; securing an upper die on the interposer in a block 904 ; mounting the interposer over an integrated circuit in a block 906 ; and coupling the integrated circuit to the upper die through the coupling slot in a block 908 .
  • An important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance. These and other valuable aspects of the present invention consequently further the state of the technology to at least the next level.
  • the integrated circuit packaging system with interposer of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for providing system-in-package solutions that were previously not possible in low cost and high volume production.
  • the resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile and effective, can be surprisingly and unobviously implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing system-in-package devices fully compatible with conventional manufacturing processes and technologies.
  • the resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.

Abstract

An integrated circuit packaging system is provided including forming an interposer having a coupling slot, securing an upper die on the interposer, mounting the interposer over an integrated circuit, and coupling the integrated circuit to the upper die through the coupling slot.

Description

CROSS-REFERENCE TO RELATED APPLICATION(S)
This application is a Continuation of co-pending U.S. application Ser. No. 11/671,684 filed Feb. 6, 2007, and the subject matter thereof is hereby incorporated herein by reference thereto.
The present application contains subject matter related to co-pending U.S. patent application Ser. No. 11/464,699. The related application is assigned to STATS ChipPAC.
TECHNICAL FIELD
The present invention relates generally to integrated circuit packaging, and more particularly to a system for packaging System-in-Package configurations.
BACKGROUND ART
Semiconductors, or integrated circuits (IC's), are found in virtually every electrical product manufactured today. IC's are used not only in very sophisticated industrial and commercial electronic equipment, but also in many household and consumer items such as televisions, clothes washers and dryers, radios, and telephones. As products become smaller but more functional, there is a need to include more IC's in the smaller products to perform the functionality. The shrinking of cellular telephones that also function as cameras, internet access devices, and music players is one example of how more and more capabilities are incorporated into smaller and smaller electronic products.
As the demand for semiconductor devices with low-cost, high performance, increased miniaturization, and greater packaging densities has increased, Multi-Chip Module (MCM) structures have been developed to meet the demand. MCM structures have a number of dies and other components mounted within a single integrated circuit package. The number of dies and other components can be mounted in a vertical manner, a lateral manner, or combinations thereof.
One such approach is to stack one die on top of another and then enclose the stack of dies in one package. The final package for a semiconductor with stacked dies is much smaller than would result if the dies were each packaged separately. In addition to providing a smaller size, stacked-die packages offer a number of advantages that relate to the manufacturing of the package, such as ease of handling and assembly.
In a stacked-die arrangement, the dice are sequentially coupled, typically with automated wire-bonding equipment employing well-known thermal compression or ultrasonic wire-bonding techniques. During the wire-bonding process, the head of a wire-bonding apparatus applies a downward pressure on a conductive wire held in contact with a wire-bonding pad on the die to weld, or bond, the wire to the bonding pad on the die. In many cases, stacked dice can be fabricated faster and less expensively than several semiconductors, each having a single die, which perform the same functions. The stacked dice approach is beneficial because of the increase in circuit density, improvement in signal quality of embedded interconnects, and achieved within the integrated circuit package.
While a stacked-die arrangement may produce a more efficient package structure, the process is subject to yield fall-out due failed components in the stack. A single weak or broken coupling can cause the entire package to be inoperative. Many of the MCM structures that are needed today require the addition of integrated passive devices (IPD's), such as resistors, capacitors, or inductors.
Thus, a need remains for an integrated circuit packaging system that reliably and economically produces a system-in-package (SIP) device. In view of the continued pressure to incorporate additional functions in smaller packages, it is increasingly critical that answers be found to these problems. In view of the ever-increasing commercial competitive pressures, along with growing consumer expectations and the diminishing opportunities for meaningful product differentiation in the marketplace, it is critical that answers be found for these problems. Additionally, the need to save costs, improve efficiencies and performance, and meet competitive pressures, adds an even greater urgency to the critical necessity for finding answers to these problems.
Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.
DISCLOSURE OF THE INVENTION
The present invention provides an integrated circuit packaging system including forming an interposer having a coupling slot, securing an upper die on the interposer, mounting the interposer over an integrated circuit, and coupling the integrated circuit to the upper die through the coupling slot.
Certain embodiments of the invention have other aspects in addition to or in place of those mentioned above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of an integrated circuit packaging system, in an embodiment of the present invention;
FIG. 2 is a top view of an interposer assembly having the coupling slot, in an embodiment of the present invention;
FIG. 3 is a cross-sectional view of an integrated circuit packaging system, in an alternative embodiment of the present invention;
FIG. 4 is a cross-sectional view of an integrated circuit packaging system, in another alternative embodiment of the present invention;
FIG. 5 is a top view of an interposer assembly having a plurality of coupling slots, in an alternative embodiment of the present invention;
FIG. 6 is an enlarged cross-sectional view of a segment of the integrated circuit packaging system in an electrical coupling phase of manufacturing;
FIG. 7 is a cross-sectional view of the integrated circuit packaging system, in yet another alternative embodiment of the present invention;
FIG. 8 is a cross-sectional view of an enhanced ball grid array (EBGA) package, in still another alternative embodiment of the present invention; and
FIG. 9 is a flow chart of an integrated circuit packaging system for manufacturing the integrated circuit packaging system in an embodiment of the present invention.
 BEST MODE FOR CARRYING OUT THE INVENTION
The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be evident based on the present disclosure, and that process or mechanical changes may be made without departing from the scope of the present invention.
In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits, system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the system are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGs. Where multiple embodiments are disclosed and described, having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features one to another will ordinarily be described with like reference numerals.
For expository purposes, the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the integrated circuit package substrate, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane. The term “on” means there is direct contact among elements. The term “system” means the method and the apparatus of the present invention. The term “processing” as used herein includes stamping, forging, patterning, exposure, development, etching, cleaning, and/or removal of the material or laser trimming as required in forming a described structure.
Referring now to FIG. 1, therein is shown a cross-sectional view of an integrated circuit packaging system 100, in an embodiment of the present invention. The cross-sectional view of the integrated circuit packaging system 100 depicts a substrate 102 having a component side 104 and a connection side 106. Connection pads 108 are formed on the connection side of the substrate 102. System interconnects 110, such as solder balls, stud bumps, solder bumps, or solder columns are connected to the connection pads 108 for attachment of the integrated circuit packaging system 100 to the next level system. A bonding pad 112, located on the component side 104, may be connected to the connection pads 108 by an internal connection 114.
A first integrated circuit 116, such as a flip chip integrated circuit, may be mounted on the component side 104 by an adhesive 118. The first integrated circuit 116 having connection bumps 120, such as solder bumps, stud bumps, or solder columns, may be positioned around a second integrated circuit 122 mounted on the component side 104 by the adhesive 118. An interposer 124, having a coupling slot 126, is electrically connected to the connection bumps 120 and mounted on the second integrated circuit 122 by the adhesive 118, such as a die attach material or thermally conductive epoxy. The coupling slot 126 may be an opening in the interior portion of the interposer 124. The coupling slot 126 may be of various shapes, but has a minimum width that allows access to tooling for applying electrical interconnects 128.
A first upper die 130, such as a flip chip integrated circuit, is electrically connected to the surface of the interposer 124 that is opposite the surface connected to the connection bumps 120. An integrated passive device 132, such as a resistor, a capacitor, or an inductor, may be connected on the vicinity of the first upper die 130. A second upper die 134, such as an integrated circuit die, may be mounted on the same surface as the integrated passive device 132 by the adhesive 118. The electrical interconnects 128 may electrically couple the second upper die 134 to the second integrated circuit 122, through the coupling slot 126. The second upper die 134 may also be coupled to the component side 104 of the substrate 102. The electrical interconnects 128 may also connect the component side 104 of the substrate 102 to the interposer 124 in the vicinity of the first upper die 130 or the second upper die 134.
A mold cap 136, such as an epoxy molding compound, is formed over the component side 104 of the substrate 102. The mold cap 136 encapsulates the first integrated circuit 116, the second integrated circuit 122, the first upper die 130, the second upper die 134, the integrated passive device 132, and the electrical interconnects 128. The mold cap 136 may have a thickness in the range of 1.1 mm to 1.2 mm.
Referring now to FIG. 2, therein is shown a top view of an interposer assembly 200 having the coupling slot 126, in an embodiment of the present invention. The top view of the interposer assembly 200 depicts the interposer 124 having the coupling slot 126 positioned in the interior section. Bonding pads 202 are arranged around the edges of the interposer 124 and the coupling slot 126. The first upper die 130 is connected adjacent to the integrated passive device 132. The second upper die 134 is mounted, on the other side of the coupling slot 126, by the adhesive 118. The integrated passive device 132 is connected to component pads 204.
It has been discovered that the interposer 124 may be previously assembled, with the first upper die 130, the integrated passive device 132, and the second upper die 134, and tested for proper operation prior to assembly in the next level package. This ability provides an increase in manufacturing yield, thus providing a reduction in cost to the finished product. The above stated example indicates the first upper die 130 and the second upper die 134 are coupled to the interposer 124, but it is understood that any number of upper die may be coupled to the interposer 124. As well a single unit of the integrated passive device 132 is discussed, but any number and mix of the integrated passive device 132 is possible.
Referring now to FIG. 3 therein is shown a cross-sectional view of an integrated circuit packaging system 300, in an alternative embodiment of the present invention. The cross-sectional view of the integrated circuit packaging system 300 depicts the first integrated circuit 116 mounted on the component side 104 of the substrate 102. A second integrated circuit 302, such as a flip chip integrated circuit is mounted by the adhesive 118 to the component side 104. The connection bumps 120 of the second integrated circuit 302 may be electrically connected to the bottom surface of the interposer 124. Additional signals may be connected between the second integrated circuit 302 and the top surface of the interposer 124, the integrated passive device 132, or the second upper die 134 by attaching the electrical interconnects 128 through the coupling slot 126. The mold cap 136 is formed over the component side 104 of the substrate 102.
Referring now to FIG. 4 therein is shown a cross-sectional view of an integrated circuit packaging system 400, in another alternative embodiment of the present invention. The cross-sectional view of the integrated circuit packaging system 400 depicts the substrate 102 with a first integrated circuit die 402 mounted on the component side 104 by the adhesive 118. A second integrated circuit die 404 is mounted, near the first integrated circuit die 402, by the adhesive 118. An interposer 406 is mounted over the first integrated circuit die 402 and the second integrated circuit die 404 by the adhesive 118. The interposer 406 has a first coupling slot 408, a second coupling slot 410, and a third coupling slot 412.
The first upper die 130 may be connected to the interposer 406 through flip chip attach. The second upper die 134 may be mounted on the interposer 406 by the adhesive 118. The electrical interconnects 128 may be used to couple the second upper die 134 to the second integrated circuit die 404 through the second coupling slot 410. The second upper die 134 may also be connected to the component side 104 of the substrate 102 through the third coupling slot 412.
Referring now to FIG. 5 therein is shown a top view of an interposer assembly 500 having a plurality of coupling slots, in an alternative embodiment of the present invention. The top view of the interposer assembly 500 depicts the interposer 406 having a plurality of the coupling slots 410 in the interior section. The bonding pads 202 are arranged around the edges of the interposer 406 as well as surrounding the first coupling slot 408, the second coupling slot 410, and the third coupling slot 412.
The first upper die 130 is electrically connected to the interposer 406 between the first coupling slot 408 and the second coupling slot 410. The second upper die 134 is mounted, by the adhesive 118, on the interposer 406 between the second coupling slot 410 and the third coupling slot 412. A plurality of the integrated passive device 132 may be electrically connected to the component pad 204 disbursed around the interposer 406.
Referring now to FIG. 6 therein is shown an enlarged cross-sectional view of a segment 600 of the integrated circuit packaging system 100 in an electrical coupling phase of manufacturing. The enlarged cross-sectional view of the segment 600 depicts the substrate 102 having the bonding pad 112, on the component side 104, positioned between the first integrated circuit die 402 and the second integrated circuit die 404. The interposer 406 is mounted on the first integrated circuit die 402 and the second integrated circuit die 404 by the adhesive 118. The second upper die 134 is mounted on top of the interposer 406 by the adhesive 118.
A coupling capillary 602 is mounted on a bonding machine 604. The shape of the coupling capillary 602 allows it to reach through the third coupling slot 412 for bonding, either thermally or ultrasonically, the electrical interconnect 128 to the bonding pad 112. The other end of the electrical interconnect 128 may be bonded to the bonding pad 202, on the top of the interposer 406, the second upper die 134, or a combination thereof. It is understood that the bonding exercise stated above is an example and the coupling capillary 602 may be used to bond the electrical interconnects 128 to any of the bonding pad 112 that is accessible.
The dimensions of the third coupling slot 412 may assume any shape, but the minimum width of the third coupling slot 412 may be calculated by equation 1.
W min=2((Tan θ)(H+WH)+TW)  (1)
Where Wmin is the minimum width of the third coupling slot 412, the angle θ is the cone angle of the coupling capillary 602, H is the distance from the surface of the bonding pad 112 to the top surface of the interposer 406, WH is the height of the wire sweep required to cross over the corner of the interposer 406 from the attach point on the bonding pad 202 on the top surface of the interposer 406, and TW is the width of the tip of the coupling capillary. As an example, the coupling capillary 602 having a tip width of 0.1 mm and an angle θ of 20°, reaching into a combined height of 0.6 mm and requiring a wire sweep height of 0.25 mm to clear the corner of the interposer 406, would allow the following:
W min=2((Tan 20°)(0.6+0.25)+0.1)=0.82 mm  (1)
In the previous example, the combined height (H) includes the thickness of the adhesive 118 on the component side 104, the thickness of the first integrated circuit die 402, the thickness of the adhesive 118 between the first integrated circuit die 402 and the interposer 406, and finally the thickness of the interposer 406. The values used for this example are within current manufacturing standards for these components.
Referring now to FIG. 7 therein is shown a cross-sectional view of an integrated circuit packaging system 700, in yet another alternative embodiment of the present invention. The cross-sectional view of the integrated circuit packaging system 700 depicts the substrate 102 having the component side 104 and the connection side 106. The connection pads 108 are formed on the connection side of the substrate 102. The system interconnects 110, such as solder balls, stud bumps, solder bumps, or solder columns are connected to the connection pads 108 for attachment of the integrated circuit packaging system 100 to the next level system. The bonding pad 112, located on the component side 104, may be connected to the connection pads 108 by the internal connection 114.
A first integrated circuit 702, such as a flip chip integrated circuit, may be mounted on the component side 104 by the adhesive 118. The first integrated circuit 702 having the connection bumps 120, such as solder bumps, stud bumps, or solder columns, may be positioned in the center the component side 104 by the adhesive 118. The interposer 124, having the coupling slot 126, is electrically connected to the connection bumps 120 coupled to the first integrated circuit 702 and mounted on a second set of the connection bumps 120 coupled to the component side 104. The coupling slot 126 may be an opening in the interior portion of the interposer 124. The coupling slot 126 may be of various shapes, but has the minimum width that allows access to tooling for applying the electrical interconnects 128.
A second integrated circuit 704, such as a flip chip integrated circuit, may be electrically connected to the exposed contact pads (not shown) of the first integrated circuit 702. An adhesive material 706, such as an under-fill material, supports the second integrated circuit 704. The second integrated circuit 704 is positioned within the coupling slot 126 of the interposer 124. The coupling slot 126 may be wide enough to allow the placement of the second integrated circuit 704 and the attachment of the electrical interconnect 128 between the top surface of the interposer 124 and the surface of the first integrated circuit 702.
The first upper die 130, such as a flip chip integrated circuit, is electrically connected to the top surface of the interposer 124 that is opposite the surface connected to the connection bumps 120. The integrated passive device 132, such as a resistor, a capacitor, or an inductor, may be connected on the vicinity of the first upper die 130. The second upper die 134, such as an integrated circuit die, may be mounted on the same surface as the integrated passive device 132 by the adhesive 118. The electrical interconnects 128 may electrically couple the second upper die 134 to the first integrated circuit 702, through the coupling slot 126. The second upper die 134 may also be coupled to the component side 104 of the substrate 102. The electrical interconnects 128 may also connect the component side 104 of the substrate 102 to the interposer 124 in the vicinity of the first upper die 130 or the second upper die 134.
A fifth integrated circuit 708 may be mounted on top of the second integrated circuit 704. The adhesive 118 may be used to mount the fifth integrated circuit 708 and the electrical interconnects 128 may be used to couple the fifth integrated circuit 708 to the interposer 124, the first integrated circuit 702, the component side 104, or a combination thereof.
The mold cap 136, such as an epoxy molding compound, is formed over the component side 104 of the substrate 102. The mold cap 136 encapsulates the first integrated circuit 702, the second integrated circuit 704, the first upper die 130, the second upper die 134, the integrated passive device 132, the fifth integrated circuit 708, and the electrical interconnects 128. The mold cap 136 may have a thickness in the range of 1.1 mm to 1.2 mm.
Referring now to FIG. 8 therein is shown a cross-sectional view of an enhanced ball grid array (EBGA) package 800, in still another alternative embodiment of the present invention. The cross-sectional view of the enhanced ball grid array (EBGA) package 800 depicts a cover 802, such as a heat sink, having a first integrated circuit 804 mounted by the adhesive 118. The first integrated circuit 804 may be a flip chip integrated circuit die having the connection bumps 120. An enhanced ball grid array (EBGA) substrate 806 surrounds the first integrated circuit 804. The EBGA substrate 806 has a first level signal trace 808 and a second level signal trace 810. The EBGA substrate 806 is formed with a cavity that provides a first step 812, having an exposed section of the first level signal trace 808, and a second step 814 having an exposed section of the second level signal trace 810.
The interposer 124 may be coupled to the connection bumps 120 of the first integrated circuit 804. Further signal interconnects are provided by connecting the electrical interconnects 128 through the coupling slot 126 between the first integrated circuit 804 and the top surface of the interposer 124. The electrical interconnects 128 are also coupled between the top surface of the interposer 124, the first level signal trace 808, and the second level signal trace.
The interposer 124 carries the first upper die 130, the integrated passive device 132, and the second upper die 134. The second upper die 134 may be electrically connected to the first integrated circuit 804, the first level signal trace 808, the second level signal trace, the top surface of the interposer 124, or a combination thereof. The mold cap 136 encapsulates the first integrated circuit 804, the interposer 124, the first upper die 130, the integrated passive device 132, the second upper die 134, the electrical interconnects 128, the first step 812 and the second step 814. The system interconnects 110 are coupled to system pads 816 for connection to the next level system, such as a printed circuit board (not shown).
Referring now to FIG. 9, therein is shown a flow chart of an integrated circuit packaging system 900 for manufacturing the integrated circuit packaging system 100 with the interposer 124 in an embodiment of the present invention. The system 900 includes forming an interposer having a coupling slot in a block 902; securing an upper die on the interposer in a block 904; mounting the interposer over an integrated circuit in a block 906; and coupling the integrated circuit to the upper die through the coupling slot in a block 908.
An important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance. These and other valuable aspects of the present invention consequently further the state of the technology to at least the next level.
Thus, it has been discovered that the integrated circuit packaging system with interposer of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for providing system-in-package solutions that were previously not possible in low cost and high volume production. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile and effective, can be surprisingly and unobviously implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing system-in-package devices fully compatible with conventional manufacturing processes and technologies. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.
While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations that fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

Claims (17)

1. A method of manufacturing an integrated circuit packaging system comprising:
forming an interposer having a coupling slot;
securing an upper die on the interposer;
providing a substrate having an integrated circuit on a component side and system interconnects on a connection side including
mounting the interposer over the integrated circuit; and
coupling the integrated circuit to the upper die through the coupling slot.
2. The method as claimed in claim 1 further comprising:
mounting a second integrated circuit on the substrate; and
electrically connecting the second integrated circuit to the interposer.
3. The method system as claimed in claim 1 further comprising:
securing a second upper die on the interposer;
coupling an integrated passive device to the interposer; and
electrically connecting the upper die, the second upper die, the integrated passive device, or a combination thereof to the integrated circuit.
4. The method as claimed in claim 1 wherein coupling the integrated circuit to the upper die includes bonding an electrical interconnect.
5. A method of manufacturing an integrated circuit packaging system comprising:
forming an interposer having a coupling slot;
forming bond pads around the coupling slot;
securing an upper die on the interposer including electrically connecting the upper die to a bond pad;
providing a substrate having an integrated circuit on a component side and system interconnects on a system side including mounting the interposer over the integrated circuit including positioning the coupling slot over the integrated circuit; and
coupling the integrated circuit to the upper die through the coupling slot including bonding an electrical interconnect through the coupling slot.
6. The method as claimed in claim 5 further comprising:
mounting a second integrated circuit on the substrate adjacent to the integrated circuit; and
electrically connecting the second integrated circuit to the interposer including electrically connecting the integrated circuit to the second integrated circuit through the interposer.
7. The method as claimed in claim 5 further comprising:
securing a second upper die on the interposer including electrically connecting the second upper die to the interposer;
coupling an integrated passive device to the interposer includes electrically connecting the integrated passive device to the upper die, the second upper die, the bond pad, or a combination thereof; and
electrically connecting the upper die, the second upper die, the integrated passive device, or a combination thereof to the integrated circuit includes bonding the electrical interconnect between the bond pad and the integrated circuit.
8. The method as claimed in claim 5 wherein coupling the integrated circuit to the upper die includes connecting the electrical interconnect to the bond pad on the interposer.
9. An integrated circuit packaging system comprising:
an interposer having a coupling slot;
an upper die on the interposer;
a substrate having an integrated circuit on a component side and system interconnects on a system side includes the interposer over an the integrated circuit; and
the integrated circuit coupled to the upper die through the coupling slot.
10. The system as claimed in claim 9 further comprising:
a second integrated circuit on the substrate; and
the second integrated circuit electrically connected to the interposer.
11. The system as claimed in claim 9 further comprising:
a second upper die on the interposer;
an integrated passive device coupled to the interposer; and
the upper die, the second upper die, the integrated passive device, or a combination thereof electrically connected to the integrated circuit.
12. The system as claimed in claim 9 wherein the integrated circuit coupled to the upper die includes an electrical interconnect bonded to the integrated circuit.
13. The system as claimed in claim 9 further comprising:
bond pads formed around the coupling slot;
the upper die electrically connected to a bond pad;
the coupling slot positioned over the integrated circuit; and
an electrical interconnect bonded through the coupling slot.
14. The system as claimed in claim 13 further comprising:
an adhesive between the substrate and the integrated circuit;
a second integrated circuit on the substrate adjacent to the integrated circuit; and
the second integrated circuit electrically connected to the interposer includes the integrated circuit electrically connected to the second integrated circuit through the interposer.
15. The system as claimed in claim 13 further comprising:
a second upper die on the interposer includes the second upper die electrically connected to the interposer;
an integrated passive device coupled to the interposer includes the integrated passive device electrically connected to the upper die, the second upper die, the bond pad, or a combination thereof; and
the upper die, the second upper die, the integrated passive device, or a combination thereof electrically connected to the integrated circuit includes the electrical interconnect bonded between the bond pad and the integrated circuit.
16. The system as claimed in claim 13 wherein the integrated circuit coupled to the upper die includes the electrical interconnect connected to the bond pad on the interposer.
17. The system as claimed in claim 13 wherein:
the substrate includes an enhanced ball grid array substrate having a first signal trace in a first step and a second signal trace in a second step;
the integrated circuit mounted adjacent to the first step;
the interposer mounted over the first step; and
the integrated circuit electrically connected to the first signal trace, the second signal trace, or a combination thereof through the interposer.
US12/391,807 2007-02-06 2009-02-24 Integrated circuit packaging system with interposer Active 2027-02-22 US7911046B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/391,807 US7911046B2 (en) 2007-02-06 2009-02-24 Integrated circuit packaging system with interposer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/671,684 US7518226B2 (en) 2007-02-06 2007-02-06 Integrated circuit packaging system with interposer
US12/391,807 US7911046B2 (en) 2007-02-06 2009-02-24 Integrated circuit packaging system with interposer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/671,684 Continuation US7518226B2 (en) 2007-02-06 2007-02-06 Integrated circuit packaging system with interposer

Publications (2)

Publication Number Publication Date
US20090152704A1 US20090152704A1 (en) 2009-06-18
US7911046B2 true US7911046B2 (en) 2011-03-22

Family

ID=39675457

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/671,684 Active 2027-04-23 US7518226B2 (en) 2007-02-06 2007-02-06 Integrated circuit packaging system with interposer
US12/391,807 Active 2027-02-22 US7911046B2 (en) 2007-02-06 2009-02-24 Integrated circuit packaging system with interposer

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/671,684 Active 2027-04-23 US7518226B2 (en) 2007-02-06 2007-02-06 Integrated circuit packaging system with interposer

Country Status (4)

Country Link
US (2) US7518226B2 (en)
JP (1) JP5318431B2 (en)
KR (1) KR101476386B1 (en)
TW (1) TWI379400B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110140268A1 (en) * 2009-12-16 2011-06-16 Bok Eng Cheah High-density inter-package connections for ultra-thin package-on-package structures, and processes of forming same
US20130049196A1 (en) * 2011-08-24 2013-02-28 Tessera, Inc. Through interposer wire bond using low cte interposer with coarse slot apertures
US9257384B2 (en) 2012-06-05 2016-02-09 Stats Chippac Ltd. Integrated circuit packaging system with substrate and method of manufacture thereof
US10121766B2 (en) * 2016-06-30 2018-11-06 Micron Technology, Inc. Package-on-package semiconductor device assemblies including one or more windows and related methods and packages
US20220223504A1 (en) * 2021-01-08 2022-07-14 Jmj Korea Co., Ltd. Semiconductor package

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7928591B2 (en) * 2005-02-11 2011-04-19 Wintec Industries, Inc. Apparatus and method for predetermined component placement to a target platform
DE102006016345A1 (en) * 2006-04-05 2007-10-18 Infineon Technologies Ag Semiconductor module with discrete components and method for producing the same
US8569876B2 (en) 2006-11-22 2013-10-29 Tessera, Inc. Packaged semiconductor chips with array
US9466545B1 (en) * 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
CN101675516B (en) 2007-03-05 2012-06-20 数字光学欧洲有限公司 Chips having rear contacts connected by through vias to front contacts
US8134227B2 (en) * 2007-03-30 2012-03-13 Stats Chippac Ltd. Stacked integrated circuit package system with conductive spacer
US8193615B2 (en) 2007-07-31 2012-06-05 DigitalOptics Corporation Europe Limited Semiconductor packaging process using through silicon vias
TW200941661A (en) * 2008-03-19 2009-10-01 Integrated Circuit Solution Inc Shape of window formed in a substrate for window ball grid array package
US20090283889A1 (en) * 2008-05-16 2009-11-19 Byoung Wook Jang Integrated circuit package system
US7785114B2 (en) * 2008-06-30 2010-08-31 Intel Corporation Modification of connections between a die package and a system board
US8102666B2 (en) * 2008-08-19 2012-01-24 Stats Chippac Ltd. Integrated circuit package system
JP5078808B2 (en) * 2008-09-03 2012-11-21 ラピスセミコンダクタ株式会社 Manufacturing method of semiconductor device
US8896126B2 (en) 2011-08-23 2014-11-25 Marvell World Trade Ltd. Packaging DRAM and SOC in an IC package
US8253231B2 (en) * 2008-09-23 2012-08-28 Marvell International Ltd. Stacked integrated circuit package using a window substrate
US9009393B1 (en) 2008-09-23 2015-04-14 Marvell International Ltd. Hybrid solid-state disk (SSD)/hard disk drive (HDD) architectures
US9293350B2 (en) * 2008-10-28 2016-03-22 Stats Chippac Ltd. Semiconductor package system with cavity substrate and manufacturing method therefor
US20100117242A1 (en) * 2008-11-10 2010-05-13 Miller Gary L Technique for packaging multiple integrated circuits
US7843047B2 (en) * 2008-11-21 2010-11-30 Stats Chippac Ltd. Encapsulant interposer system with integrated passive devices and manufacturing method therefor
JP4594419B2 (en) 2008-11-27 2010-12-08 ルネサスエレクトロニクス株式会社 Semiconductor device and semiconductor device connection confirmation method
US9299648B2 (en) * 2009-03-04 2016-03-29 Stats Chippac Ltd. Integrated circuit packaging system with patterned substrate and method of manufacture thereof
US8513792B2 (en) * 2009-04-10 2013-08-20 Intel Corporation Package-on-package interconnect stiffener
KR101620347B1 (en) * 2009-10-14 2016-05-13 삼성전자주식회사 Passive elements embedded semiconductor package
US9385095B2 (en) * 2010-02-26 2016-07-05 Taiwan Semiconductor Manufacturing Company, Ltd. 3D semiconductor package interposer with die cavity
US20110316139A1 (en) * 2010-06-23 2011-12-29 Broadcom Corporation Package for a wireless enabled integrated circuit
US9640437B2 (en) 2010-07-23 2017-05-02 Tessera, Inc. Methods of forming semiconductor elements using micro-abrasive particle stream
US8791575B2 (en) 2010-07-23 2014-07-29 Tessera, Inc. Microelectronic elements having metallic pads overlying vias
US8796135B2 (en) 2010-07-23 2014-08-05 Tessera, Inc. Microelectronic elements with rear contacts connected with via first or via middle structures
US9385055B2 (en) * 2010-08-20 2016-07-05 Ati Technologies Ulc Stacked semiconductor chips with thermal management
US8610259B2 (en) 2010-09-17 2013-12-17 Tessera, Inc. Multi-function and shielded 3D interconnects
US8847380B2 (en) 2010-09-17 2014-09-30 Tessera, Inc. Staged via formation from both sides of chip
US8587126B2 (en) 2010-12-02 2013-11-19 Tessera, Inc. Stacked microelectronic assembly with TSVs formed in stages with plural active chips
US8736066B2 (en) 2010-12-02 2014-05-27 Tessera, Inc. Stacked microelectronic assemby with TSVS formed in stages and carrier above chip
US8637968B2 (en) * 2010-12-02 2014-01-28 Tessera, Inc. Stacked microelectronic assembly having interposer connecting active chips
US8610264B2 (en) 2010-12-08 2013-12-17 Tessera, Inc. Compliant interconnects in wafers
US9312240B2 (en) * 2011-01-30 2016-04-12 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
KR101088353B1 (en) 2011-04-18 2011-11-30 테세라, 인코포레이티드 Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution
US8502390B2 (en) 2011-07-12 2013-08-06 Tessera, Inc. De-skewed multi-die packages
US8513817B2 (en) 2011-07-12 2013-08-20 Invensas Corporation Memory module in a package
US8823165B2 (en) 2011-07-12 2014-09-02 Invensas Corporation Memory module in a package
TWI481001B (en) * 2011-09-09 2015-04-11 Dawning Leading Technology Inc Chip packaging structure and manufacturing method for the same
WO2013052080A1 (en) 2011-10-03 2013-04-11 Invensas Corporation Stub minimization for multi-die wirebond assemblies with orthogonal windows
US8659139B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
WO2013052544A1 (en) 2011-10-03 2013-04-11 Invensas Corporation Stub minimization with terminal grids offset from center of package
US8525327B2 (en) * 2011-10-03 2013-09-03 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US8441111B2 (en) 2011-10-03 2013-05-14 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
KR101894823B1 (en) 2011-10-03 2018-09-04 인벤사스 코포레이션 Stub minimization for multi-die wirebond assemblies with parallel windows
US8513813B2 (en) 2011-10-03 2013-08-20 Invensas Corporation Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
US8659143B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization for wirebond assemblies without windows
US8436457B2 (en) 2011-10-03 2013-05-07 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
EP2764541A1 (en) * 2011-10-03 2014-08-13 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
CN102569247A (en) * 2012-01-17 2012-07-11 华为终端有限公司 Integrated module, integrated system board and electronic equipment
US9306302B2 (en) * 2012-04-30 2016-04-05 Hewlett Packard Enterprise Development Lp Socket with routed contacts
US20140001623A1 (en) * 2012-06-28 2014-01-02 Pramod Malatkar Microelectronic structure having a microelectronic device disposed between an interposer and a substrate
US8703539B2 (en) * 2012-06-29 2014-04-22 Taiwan Semiconductor Manufacturing Company, Ltd. Multiple die packaging interposer structure and method
US8848391B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support component and microelectronic assembly
US8848392B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support module and microelectronic assembly
US8787034B2 (en) 2012-08-27 2014-07-22 Invensas Corporation Co-support system and microelectronic assembly
US9368477B2 (en) 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US9123555B2 (en) 2013-10-25 2015-09-01 Invensas Corporation Co-support for XFD packaging
US9837380B2 (en) * 2014-01-28 2017-12-05 Infineon Technologies Austria Ag Semiconductor device having multiple contact clips
US10056267B2 (en) 2014-02-14 2018-08-21 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same
US9768090B2 (en) 2014-02-14 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same
US9653443B2 (en) 2014-02-14 2017-05-16 Taiwan Semiconductor Manufacturing Company, Ltd. Thermal performance structure for semiconductor packages and method of forming same
US9935090B2 (en) 2014-02-14 2018-04-03 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same
US10026671B2 (en) 2014-02-14 2018-07-17 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
US9564416B2 (en) 2015-02-13 2017-02-07 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and methods of forming the same
WO2016162938A1 (en) * 2015-04-07 2016-10-13 株式会社野田スクリーン Semiconductor device
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications
US10580728B2 (en) 2016-06-23 2020-03-03 Samsung Electronics Co., Ltd. Fan-out semiconductor package
KR101963277B1 (en) * 2016-06-23 2019-03-29 삼성전기주식회사 Fan-out semiconductor package
US20180019194A1 (en) * 2016-07-14 2018-01-18 Semtech Corporation Low Parasitic Surface Mount Circuit Over Wirebond IC
US10629575B1 (en) * 2018-12-13 2020-04-21 Infineon Techologies Ag Stacked die semiconductor package with electrical interposer
US11239173B2 (en) 2019-03-28 2022-02-01 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of chip package with fan-out feature
US11424212B2 (en) * 2019-07-17 2022-08-23 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method for manufacturing the same

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977640A (en) 1998-06-26 1999-11-02 International Business Machines Corporation Highly integrated chip-on-chip packaging
US6385049B1 (en) 2001-07-05 2002-05-07 Walsin Advanced Electronics Ltd Multi-board BGA package
US6507098B1 (en) * 1999-08-05 2003-01-14 Siliconware Precision Industries Co., Ltd. Multi-chip packaging structure
US20040173889A1 (en) * 2001-03-12 2004-09-09 Salman Akram Multiple die package
US20040188818A1 (en) 2003-03-25 2004-09-30 Advanced Semiconductor Engineering, Inc. Multi-chips module package
US6819001B2 (en) 2003-03-14 2004-11-16 General Electric Company Interposer, interposer package and device assembly employing the same
US6893897B2 (en) 2002-09-11 2005-05-17 International Business Machines Corporation Stacked package for integrated circuits
US6906415B2 (en) * 2002-06-27 2005-06-14 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor devices and methods
US6910897B2 (en) 2001-01-12 2005-06-28 Litton Systems, Inc. Interconnection system
US6921968B2 (en) 2003-05-02 2005-07-26 Advance Semiconductor Engineering, Inc. Stacked flip chip package
US6979905B2 (en) 2003-01-29 2005-12-27 Sharp Kabushiki Kaisha Semiconductor device
US20060065972A1 (en) * 2004-09-29 2006-03-30 Broadcom Corporation Die down ball grid array packages and method for making same
US20060197209A1 (en) 2005-02-10 2006-09-07 Stats Chippac Ltd. Stacked integrated circuits package system with dense routability and high thermal conductivity
US20080042265A1 (en) 2006-08-15 2008-02-21 Merilo Leo A Chip scale module package in bga semiconductor package

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001085609A (en) * 1999-09-17 2001-03-30 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP2001217384A (en) * 2000-02-01 2001-08-10 Sony Corp Laminated semiconductor device and method of manufacturing the same
JP2006186375A (en) * 2004-12-27 2006-07-13 Samsung Electronics Co Ltd Semiconductor device package and manufacturing method therefor

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977640A (en) 1998-06-26 1999-11-02 International Business Machines Corporation Highly integrated chip-on-chip packaging
US6507098B1 (en) * 1999-08-05 2003-01-14 Siliconware Precision Industries Co., Ltd. Multi-chip packaging structure
US6910897B2 (en) 2001-01-12 2005-06-28 Litton Systems, Inc. Interconnection system
US20040173889A1 (en) * 2001-03-12 2004-09-09 Salman Akram Multiple die package
US6385049B1 (en) 2001-07-05 2002-05-07 Walsin Advanced Electronics Ltd Multi-board BGA package
US6906415B2 (en) * 2002-06-27 2005-06-14 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor devices and methods
US6893897B2 (en) 2002-09-11 2005-05-17 International Business Machines Corporation Stacked package for integrated circuits
US6979905B2 (en) 2003-01-29 2005-12-27 Sharp Kabushiki Kaisha Semiconductor device
US6819001B2 (en) 2003-03-14 2004-11-16 General Electric Company Interposer, interposer package and device assembly employing the same
US20040188818A1 (en) 2003-03-25 2004-09-30 Advanced Semiconductor Engineering, Inc. Multi-chips module package
US6921968B2 (en) 2003-05-02 2005-07-26 Advance Semiconductor Engineering, Inc. Stacked flip chip package
US20060065972A1 (en) * 2004-09-29 2006-03-30 Broadcom Corporation Die down ball grid array packages and method for making same
US20060197209A1 (en) 2005-02-10 2006-09-07 Stats Chippac Ltd. Stacked integrated circuits package system with dense routability and high thermal conductivity
US20080042265A1 (en) 2006-08-15 2008-02-21 Merilo Leo A Chip scale module package in bga semiconductor package

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110140268A1 (en) * 2009-12-16 2011-06-16 Bok Eng Cheah High-density inter-package connections for ultra-thin package-on-package structures, and processes of forming same
US8987896B2 (en) * 2009-12-16 2015-03-24 Intel Corporation High-density inter-package connections for ultra-thin package-on-package structures, and processes of forming same
US20130049196A1 (en) * 2011-08-24 2013-02-28 Tessera, Inc. Through interposer wire bond using low cte interposer with coarse slot apertures
US8872318B2 (en) * 2011-08-24 2014-10-28 Tessera, Inc. Through interposer wire bond using low CTE interposer with coarse slot apertures
US9257384B2 (en) 2012-06-05 2016-02-09 Stats Chippac Ltd. Integrated circuit packaging system with substrate and method of manufacture thereof
US10121766B2 (en) * 2016-06-30 2018-11-06 Micron Technology, Inc. Package-on-package semiconductor device assemblies including one or more windows and related methods and packages
US10777530B2 (en) 2016-06-30 2020-09-15 Micron Technology, Inc. Package-on-package semiconductor device assemblies including one or more windows and related methods and packages
US20220223504A1 (en) * 2021-01-08 2022-07-14 Jmj Korea Co., Ltd. Semiconductor package
US11521920B2 (en) * 2021-01-08 2022-12-06 Jmj Korea Co., Ltd. Plurality of power semiconductor chips between a substrate and leadframe

Also Published As

Publication number Publication date
JP5318431B2 (en) 2013-10-16
KR20080073677A (en) 2008-08-11
TWI379400B (en) 2012-12-11
US20080185719A1 (en) 2008-08-07
US7518226B2 (en) 2009-04-14
JP2008193097A (en) 2008-08-21
US20090152704A1 (en) 2009-06-18
TW200834879A (en) 2008-08-16
KR101476386B1 (en) 2014-12-24

Similar Documents

Publication Publication Date Title
US7911046B2 (en) Integrated circuit packaging system with interposer
US8723302B2 (en) Integrated circuit package system with input/output expansion
US7312519B2 (en) Stacked integrated circuit package-in-package system
US9236319B2 (en) Stacked integrated circuit package system
US8035210B2 (en) Integrated circuit package system with interposer
US8409920B2 (en) Integrated circuit package system for package stacking and method of manufacture therefor
US8273602B2 (en) Integrated circuit package system with integration port
US8541872B2 (en) Integrated circuit package system with package stacking and method of manufacture thereof
US7368319B2 (en) Stacked integrated circuit package-in-package system
US8143104B2 (en) Method for manufacturing ball grid array package stacking system
US7863732B2 (en) Ball grid array package system
US7750454B2 (en) Stacked integrated circuit package system
US8466567B2 (en) Integrated circuit packaging system with stack interconnect and method of manufacture thereof
US8749040B2 (en) Integrated circuit packaging system with package-on-package and method of manufacture thereof
US20070241441A1 (en) Multichip package system
US7977780B2 (en) Multi-layer package-on-package system
US20070108581A1 (en) Offset integrated circuit package-on-package stacking system
US7871862B2 (en) Ball grid array package stacking system
US20090236723A1 (en) Integrated circuit packaging system with package-in-package and method of manufacture thereof
US7679169B2 (en) Stacked integrated circuit leadframe package system
US20110306168A1 (en) Integrated circuit package system for package stacking and method of manufacture thereof
US7919848B2 (en) Integrated circuit package system with multiple devices

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG

Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748

Effective date: 20150806

Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY

Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748

Effective date: 20150806

AS Assignment

Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE

Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0292

Effective date: 20160329

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: STATS CHIPPAC, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052924/0007

Effective date: 20190503

Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052924/0007

Effective date: 20190503

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: STATS CHIPPAC PTE.LTE., SINGAPORE

Free format text: CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292);ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:064783/0896

Effective date: 20160329

AS Assignment

Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:064962/0123

Effective date: 20160329

AS Assignment

Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:065015/0917

Effective date: 20160329