US8072058B2 - Semiconductor package having a plurality input/output members - Google Patents

Semiconductor package having a plurality input/output members Download PDF

Info

Publication number
US8072058B2
US8072058B2 US10/972,686 US97268604A US8072058B2 US 8072058 B2 US8072058 B2 US 8072058B2 US 97268604 A US97268604 A US 97268604A US 8072058 B2 US8072058 B2 US 8072058B2
Authority
US
United States
Prior art keywords
semiconductor die
semiconductor
substrate
semiconductor package
electrically conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US10/972,686
Other versions
US20090045499A1 (en
Inventor
Yong Woo Kim
Yong Suk Yoo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amkor Technology Singapore Holding Pte Ltd
Original Assignee
Amkor Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to AMKOR TECHNOLOGY, INC. reassignment AMKOR TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, YONG WOO, YOO, YONG SUK
Priority to US10/972,686 priority Critical patent/US8072058B2/en
Application filed by Amkor Technology Inc filed Critical Amkor Technology Inc
Publication of US20090045499A1 publication Critical patent/US20090045499A1/en
Priority to US13/286,005 priority patent/US8525322B1/en
Publication of US8072058B2 publication Critical patent/US8072058B2/en
Application granted granted Critical
Assigned to BANK OF AMERICA, N.A. reassignment BANK OF AMERICA, N.A. PATENT SECURITY AGREEMENT Assignors: AMKOR TECHNOLOGY, INC.
Priority to US13/974,443 priority patent/US9117684B1/en
Assigned to BANK OF AMERICA, N.A., AS AGENT reassignment BANK OF AMERICA, N.A., AS AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AMKOR TECHNOLOGY, INC.
Assigned to AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD. reassignment AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AMKOR TECHNOLOGY, INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • the present invention relates to a semiconductor package, and, more specifically, to a stacked semiconductor package having a plurality of input/output members.
  • a substrate is electrically connected to a semiconductor die mounted thereon.
  • the substrate is then electrically and mechanically connected to an external device so as to ensure a stable electrical connection between the semiconductor die and the external device.
  • the substrate can be either a lead frame or a laminate circuit board.
  • a semiconductor package using a lead frame is generally manufactured by bonding a semiconductor die onto a die paddle. The semiconductor die is coupled to a plurality of leads using conductive wires. The semiconductor die and the leads are encapsulated with an encapsulant, allowing part of the leads to be exposed from lateral sides of the encapsulant. The exposed leads are connected to an external device.
  • a semiconductor package using a laminate circuit board is manufactured by bonding a semiconductor die onto a circuit board. The semiconductor die is coupled to the circuit board using conductive wires. The semiconductor die and the circuit board are encapsulated with an encapsulant and an array of solder balls are fused to one side of the circuit board. The solder balls being connected to the external device.
  • solder balls arrayed on one side of a circuit board are used as input/output members.
  • the semiconductor packages using a circuit board are smaller in size and have a larger number of input/output members than the packages using a lead frame.
  • a semiconductor package has a first substrate having a plurality of electrically conductive patterns formed thereon.
  • a first semiconductor die is coupled to the plurality of conductive patterns.
  • a second semiconductor die is coupled to the first semiconductor die by a die attach material.
  • a third semiconductor die is coupled to the second semiconductor die by a die attach material.
  • a second substrate having a plurality of electrically conductive patterns formed thereon is coupled to the third semiconductor die.
  • a plurality of contacts is coupled to a bottom surface of the first substrate.
  • a connector jack is coupled to the second substrate.
  • a plurality of leads is coupled to the second semiconductor die by conductive wires.
  • FIG. 1A is a cross-sectional view of a semiconductor package according to one embodiment of the present invention.
  • FIG. 1B is a cross-sectional view showing the semiconductor package in FIG. 1A mounted on an external device;
  • FIG. 2 is a cross-sectional view of a semiconductor package according to another embodiment of the present invention.
  • FIG. 3A a cross-sectional view of a semiconductor package according to still another embodiment of the present invention.
  • FIG. 3B is a cross-sectional view showing the semiconductor package in FIG. 3A mounted on an external device
  • FIG. 4 is a cross-sectional view of a semiconductor package according to still another embodiment of the present invention.
  • FIGS. 5A to 5D are cross-sectional views showing a process of manufacturing the semiconductor package in FIG. 4 .
  • FIG. 1A is a cross-sectional view of a semiconductor package according to one embodiment of the present invention.
  • FIG. 1B is a cross-sectional view showing the semiconductor package in FIG. 1A mounted on an external device.
  • a semiconductor package 100 includes a first laminate circuit board 110 , a first semiconductor die 120 electrically connected to the first laminate circuit board 110 , a second semiconductor die 130 bonded to the first semiconductor die 120 , a second laminate circuit board 140 electrically connected to the second semiconductor die 130 , a plurality of solder balls 150 electrically connected to the first laminate circuit board 110 to be used as input/output members connected to an external device, and a jack 160 electrically connected to the second laminate circuit board 140 to be used as another input/output member connected to the external device.
  • the first laminate circuit board 110 has an insulative layer 111 as a base and a plurality of electrically conductive patterns 112 formed on a top surface 111 a of the insulative layer 111 .
  • a plating layer 113 is formed on a certain part of each electrically conductive pattern 112 .
  • a protective layer 114 is formed on the other parts of the electrically conductive patterns 112 .
  • the insulative layer 111 has a plurality of openings 115 through which portions of the electrically conductive patterns 112 are partially exposed. As will be explained hereafter, the solder balls 150 are fused to the electrically conductive patterns 112 exposed through the openings 115 .
  • the plating layer 113 can be made of but not limited to gold (Au), silver (Ag), nickel (Ni), palladium (Pd) or an equivalent thereof. All plating layers that will be explained hereafter can be made of such materials.
  • the first laminate circuit board 110 is not limited to have the foregoing structure and may have any other structure of a general laminate circuit board.
  • the first laminate circuit board 110 can be a general rigid printed circuit board, a flexible circuit film, a flexible circuit tape or an equivalent thereof. The same can be said for the second laminate circuit board 140 .
  • the first semiconductor die 120 mounted on the first laminate circuit board 110 has a plurality of bond pads 122 on a bottom surface 121 thereof.
  • a plating layer 123 is formed on the bottom of each bond pad 122 .
  • a plurality of first electrically conductive bumps 124 are interposed between the plating layer 123 and the plating layer 113 formed on the electrically conductive patterns 112 .
  • the electrically conductive bumps 124 can be made of, but not limited to, Au, Ag, Pb/Sn solder or an equivalent thereof.
  • a first underfill 125 is applied to fill the remaining space between the first laminate circuit board 110 and the first semiconductor die 120 and surround the first electrically conductive bumps 124 . Accordingly, the first underfill 125 can increase the reliability of interconnection between the first laminate circuit board 110 and the first semiconductor die 120 and protect the first electrically conductive bumps 124 from the external environment.
  • the second semiconductor die 130 is bonded to a top surface 125 of the first semiconductor die 120 by means of a die attach material 126 interposed there between.
  • the die attach material 126 can be an epoxy adhesive, an adhesive tape or an equivalent thereof. However, the listing of the above materials should not be seen as to limit the scope of the present invention.
  • the second semiconductor die 130 has a plurality of bond pads 132 on a top surface 131 thereof.
  • a plating layer 133 having a predetermined thickness is formed on the bond pads 132 .
  • a plurality of second electrically conductive bumps 134 are fused to the plating layer 133 .
  • the second laminate circuit board 140 has an insulative layer 141 as a base and a plurality of electrically conductive patterns 142 formed on a bottom surface 141 a of the insulative layer 141 .
  • a plating layer 143 is formed on a certain part of each electrically conductive pattern 142 , while a protective layer 144 is formed on the other parts of the electrically conductive patterns 142 .
  • the second electrically conductive bumps 134 explained above are interposed between the plating layer 133 formed on the second semiconductor die 130 and the plating layer 143 formed on the second laminate circuit board 140 , thereby electrically coupling the second semiconductor die 130 to the second laminate circuit board 140 .
  • a second underfill 145 is applied to fill the remaining space between the second semiconductor die 130 and the second laminate circuit board 140 and surround the second electrically conductive bumps 134 . Accordingly, the second underfill 145 can increase the reliability of interconnection between the second semiconductor die 130 and the second laminate circuit board 140 and protect the second electrically conductive bumps 134 from the external environment.
  • solder balls 150 are fused to the bottom of the first laminate circuit board 110 .
  • the solder balls 150 are fused to the electrically conductive patterns 112 which are exposed downward through the openings 115 formed on the insulative layer 111 .
  • electric signals can be received or transmitted between the first semiconductor die 120 and the external device.
  • the plurality of solder balls 150 are fused to input/output pads 198 formed on the external device 197 .
  • the jack 160 electrically connected to the second laminate circuit board 140 is used as another input/output member. In other words, electric signals can be received or transmitted between the second semiconductor die 130 and the external device via the jack 160 .
  • the jack 160 is electrically connected to the second laminate circuit board 140 by a flexible circuit board 161 .
  • the flexible circuit board 161 includes an insulative layer 162 , flexible electrically-conductive patterns 163 for connecting the electrically conductive patterns 142 of the second laminate circuit board 140 to the jack 160 , and a protective layer 164 for covering the surface of the patterns 163 .
  • the flexible circuit board 161 can be of the same type and material as used for the second laminate circuit board 140 . However, this should not be seen as to limit the scope of the present invention. Other types of material may be used without departing from the spirit and scope of the present invention.
  • the jack 160 is connected to an input/output pin 199 formed on the external device 197 .
  • both the solder balls 150 arrayed at the bottom of the first laminate circuit board 110 and the jack 160 connected to the second laminate circuit board 140 can be used as input/output members.
  • This structure is multi-pin semiconductor package 100 provides a larger number of input/output members in a limited space. Also, the semiconductor package 100 has high heat-release efficiency since the heat generated from the semiconductor dies are released outside through both the solder balls 150 and the jack 160 .
  • FIG. 2 is a cross-sectional view of a semiconductor package according to another embodiment of the present invention.
  • a semiconductor package 200 includes a first laminate circuit board 210 , a first semiconductor die 220 electrically connected to the first laminate circuit board 210 , a second semiconductor die 230 bonded to the first semiconductor die 220 , a third semiconductor die 240 bonded to the second semiconductor die 230 , a second laminate circuit board 250 electrically connected to the third semiconductor die 240 , a plurality of solder balls 260 electrically connected to the first laminate circuit board 210 , a jack 270 electrically connected to the second laminate circuit board 250 , a plurality of leads 280 electrically connected to the second semiconductor die 230 , and an encapsulant 290 for encapsulating the first and second laminate circuit boards 210 and 250 , the first, second and third semiconductor dies 220 , 230 and 240 , a plurality of conductive wires 281 and the plurality of leads 180 .
  • the first laminate circuit board 210 has an insulative layer 211 as a base and a plurality of electrically conductive patterns 212 formed on a top surface 211 a of the insulative layer 211 .
  • a plating layer 213 is formed on certain parts of each electrically conductive pattern 212 .
  • a protective layer 214 is formed on other parts of the electrically conductive patterns 212 not covered by the plating layer 213 .
  • the insulative layer 211 has a plurality of openings 215 through which the bottoms of the electrically conductive patterns 212 are partially exposed. As will be explained hereafter, the solder balls 260 are fused to the electrically conductive patterns 212 exposed through the openings 215 .
  • the first semiconductor die 220 mounted on the first laminate circuit board 210 has a plurality of bond pads 222 on a bottom surface 221 thereof.
  • a plating layer 223 is formed on the bottoms of the bond pads 222 .
  • a plurality of first electrically conductive bumps 224 are interposed between the plating layer 223 formed on the first semiconductor die 220 and the plating layer 213 formed on the electrically conductive patterns 212 .
  • the conductive bumps 224 electrically couple the first semiconductor die 220 to the first laminate circuit board 210 .
  • a first underfill 225 is applied to fill the space between the first laminate circuit board 210 and the first semiconductor die 220 and surround the first electrically conductive bumps 224 . Accordingly, the first underfill 225 can increase the reliability of interconnection between the first laminate circuit board 210 and the first semiconductor die 220 and protect the first electrically conductive bumps 224 from the external environment.
  • the second semiconductor die 230 is bonded to a top surface 225 of the first semiconductor die 220 by means of a die attach material 226 interposed there between.
  • the second semiconductor die 230 is larger in size than the first semiconductor die 220 and has a plurality of bond pads 232 on its bottom perimeter 231 which are not in direct contact with the first semiconductor die 220 .
  • the third semiconductor die 240 is bonded to a top surface 231 a of the second semiconductor die 230 by means of a die attach material 233 interposed there between.
  • the third semiconductor die 240 has a plurality of bond pads 242 on a top surface 241 thereof.
  • a plating layer 243 having a predetermined thickness is formed on the bond pads 242 .
  • a plurality of second electrically conductive bumps 244 are fused to the plating layer 244 .
  • the second laminate circuit board 250 has an insulative layer 251 as a base and a plurality of electrically conductive patterns 252 formed on a bottom surface 251 a of the insulative layer 251 .
  • a plating layer 253 is formed on a certain part of each electrically conductive pattern 252
  • a protective layer 254 is formed on parts of the electrically conductive patterns 252 not covered by the plating layer 253 .
  • the second electrically conductive bumps 244 are interposed between the plating layer 243 formed on the third semiconductor die 240 and the plating layer 253 formed on the second laminate circuit board 250 , thereby electrically connecting the third semiconductor die 240 to the second laminate circuit board 250 .
  • a second underfill 245 is applied to fill the space between the third semiconductor die 240 and the second laminate circuit board 250 and surround the second electrically conductive bumps 244 . Accordingly, the second underfill 245 can increase the reliability of interconnection between the third semiconductor die 240 and the second laminate circuit board 250 and protect the second electrically conductive bumps 244 from the external environment.
  • the plurality of solder balls 260 are fused to the bottom of the first laminate circuit board 210 .
  • the solder balls 250 are fused to the electrically conductive patterns 212 which are exposed downward through the openings 215 formed on the insulative layer 211 .
  • electric signals can be received or transmitted between the first semiconductor die 220 and the external device.
  • the solder balls 250 being fused to the input/output pads formed on the external device.
  • the jack 270 electrically connected to the second laminate circuit board 250 is used as another input/output member. In other words, electric signals can be received or transmitted between the third semiconductor die 240 and the external device via the jack 270 .
  • the jack 270 is electrically connected to the second laminate circuit board 250 by a flexible circuit board 271 .
  • the flexible circuit board 271 includes an insulative layer 272 , flexible electrically-conductive patterns 273 for connecting the electrically conductive patterns 252 of the second laminate circuit board 250 to the jack 270 , and a protective layer 274 for covering the surface of the patterns 273 .
  • the flexible circuit board 271 can be of the same type and material as used for the second laminate circuit board 250 .
  • the jack 270 is connected to an input/output pin formed on the external device.
  • the plurality of leads 280 are arrayed at the perimeter of the encapsulant 290 in a height approximately corresponding to that of the second semiconductor die 230 .
  • Each lead 280 is electrically connected to one of the bond pads 232 formed on the second semiconductor die 230 by a conductive wire 281 in order to be used as another input/output member.
  • the other bond pads 232 are electrically connected to the electrically conductive patterns 252 of the second laminate circuit board 250 .
  • the protective layer 254 is not formed on the wire-bonding areas of the electrically conductive patterns 252 of the second laminate circuit board 250 . Due to such electrical connections, electric signals can be received and transmitted between the second semiconductor die 230 and the external device via the jack 270 .
  • the leads 280 are bent twice to have a lower end 282 substantially coplanar to lower ends 261 of the solder balls 260 . Accordingly, the leads 280 can be easily mounted on the input/output pads of the external device.
  • the encapsulant 290 encapsulates the first and second laminate circuit boards 210 and 250 , the first, second and third semiconductor dies 220 , 230 and 240 , the plurality of conductive wires 281 and the plurality of leads 180 to safely protect them from the external environment.
  • the encapsulant 290 prevents the fragile conductive wires 281 from being easily damaged by an external impact or rough handling.
  • the encapsulant 290 also supports the leads 280 connected to the conductive wires 281 and prevents the leads 180 from being easily displaced. Of course, the leads 280 are mostly exposed outward from the lateral sides of the encapsulant 290 to be easily mounted onto the external device.
  • the solder balls 260 arrayed at the bottom of the first laminate circuit board 210 , the jack 270 connected to the second laminate circuit board 250 and the leads 280 exposed from the lateral sides 291 of the encapsulant 290 are all used as input/output members.
  • This structure provides a multi-pin semiconductor package having a larger number of input/output members in a limited space.
  • the semiconductor package 200 has a high heat-release efficiency because the heat generated from the semiconductor dies are released outside through the solder balls 260 , jack 270 and leads 280 .
  • FIG. 3A is a cross-sectional view of a semiconductor package 300 according to still another embodiment of the present invention.
  • FIG. 3B is a cross-sectional view showing the semiconductor package 300 in FIG. 3A mounted on an external device.
  • the semiconductor package 300 is basically similar in structure to the semiconductor package 200 , only the differences between the two packages will be described.
  • a second semiconductor die 330 has a plurality of bond pads 332 on a top perimeter 331 thereof. Since the bond pads 332 are formed on the top of the second semiconductor die 330 , it is not required to make the second semiconductor die 330 larger than a first semiconductor die 320 . On the other hand, a third semiconductor die 340 bonded to the top surface 331 of the second semiconductor die 330 should be smaller than the second semiconductor die 330 in order not to interrupt conductive wires 381 connected to the bond pads 332 .
  • a plurality of leads 380 is arrayed at the perimeter of the encapsulant 390 in a height approximately corresponding to that of the second semiconductor die 330 .
  • Each lead 380 is mostly placed within the encapsulant 390 , with only a lateral side 381 and a bottom 382 being exposed outward.
  • An etched part 383 formed on each lead 380 within the encapsulant 390 improves the reliability of interconnection between each lead 380 and the encapsulant 390 .
  • the conductive wires 381 are connected to the leads 380 .
  • the bottoms 382 of the leads 380 are approximately coplanar to a bottom 391 of the encapsulant 390 and higher than the bottoms of the solder balls 360 . As shown in FIG.
  • the bottoms 382 of the leads 380 are connected to input/output pads 398 of an external device 397 through solder pastes 360 ′ which compensate for the difference in height between the bottoms 382 and the bottoms of the solder balls 360 . Accordingly, such a difference in height does not cause any problem in mounting the semiconductor package 300 on the external device.
  • the solder balls 360 arrayed at the bottom of the first laminate circuit board 310 , the jack 370 connected to the second laminate circuit board 350 and the leads 380 fixed within the encapsulant 390 are all used as input/output members.
  • This structure is a multi-pin semiconductor package that provides a larger number of input/output members in a limited space.
  • the semiconductor package 300 has a high heat-release efficiency because the heat generated from the semiconductor dies are released outside through the solder balls 360 , jack 370 and leads 380 .
  • FIG. 4 is a cross-sectional view of a semiconductor package according to still another embodiment of the present invention.
  • a semiconductor package 400 includes a first laminate circuit board 410 , a first semiconductor die 420 electrically connected to the first laminate circuit board 410 , a second semiconductor die 430 bonded to the first semiconductor die 420 , a second laminate circuit board 440 electrically connected to the second semiconductor die 430 , a flexible circuit board 450 for electrically connecting the first laminate circuit board 410 to the second laminate circuit board 440 , and a plurality of solder balls 460 electrically connected to the first laminate circuit board 410 .
  • the first laminate circuit board 410 has an insulative layer 411 as a base and a plurality of electrically conductive patterns 412 formed on a top surface 411 a of the insulative layer 411 .
  • a plating layer 413 is formed on a certain part of each electrically conductive pattern 412 .
  • a protective layer 414 is formed on the parts of the electrically conductive patterns 412 not covered by the plating layer 413 .
  • the insulative layer 411 has a plurality of openings 415 through which the bottoms of the electrically conductive patterns 412 are partially exposed. As will be explained hereafter, the solder balls 460 are fused to the electrically conductive patterns 412 exposed through the openings 415 .
  • the first semiconductor die 420 mounted on the first laminate circuit board 410 has a plurality of bond pads 422 on a bottom surface 421 thereof.
  • a plating layer 423 is formed on the bottom of each bond pads 422 .
  • a plurality of first electrically conductive bumps 424 are interposed between the plating layer 423 formed on the first semiconductor die 420 and the plating layer 413 formed on the electrically conductive patterns 412 , thereby electrically connecting the first semiconductor die 420 to the first laminate circuit board 410 .
  • a first underfill 425 is applied to fill the remaining space between the first laminate circuit board 410 and the first semiconductor die 420 and surround the first electrically conductive bumps 424 . Accordingly, the first underfill 425 can increase the reliability of interconnection between the first laminate circuit board 410 and the first semiconductor die 420 and safely protect the first electrically conductive bumps 424 from the external environment.
  • the second semiconductor die 430 is bonded to a top surface 421 a of the first semiconductor die 420 by means of a die attach material 426 interposed there between.
  • the second semiconductor die 430 has a plurality of bond pads 432 on a top surface 431 thereof.
  • a plating layer 433 having a predetermined thickness is formed on the bond pads 432 .
  • a plurality of second electrically conductive bumps 434 are fused to the plating layer 433 .
  • the second laminate circuit board 440 has an insulative layer 441 as a base and a plurality of electrically conductive patterns 442 formed on a bottom surface 441 a of the insulative layer 441 .
  • a plating layer 443 is formed on a certain part of each electrically conductive pattern 442 , while a protective layer 444 is formed on the other parts of the electrically conductive patterns 442 .
  • the second electrically conductive bumps 434 are interposed between the plating layer 433 formed on the second semiconductor die 430 and the plating layer 443 formed on the second laminate circuit board 440 , thereby electrically connecting the second semiconductor die 430 to the second laminate circuit board 440 .
  • a second underfill 445 is applied to fill the remaining space between the second semiconductor die 430 and the second laminate circuit board 440 and surround the second electrically conductive bumps 434 . Accordingly, the second underfill 445 can increase the reliability of interconnection between the second semiconductor die 430 and the second laminate circuit board 440 and protect the second electrically conductive bumps 434 from the external environment.
  • the flexible circuit board 450 electrically connects the first laminate circuit board 410 to the second laminate circuit board 440 .
  • the flexible circuit board 450 includes an insulative layer 451 and flexible electrically-conductive patterns 452 formed on the insulative layer 451 .
  • the flexible electrically-conductive patterns 452 connect the electrically conductive patterns 412 of the first laminate circuit board 410 to the electrically conductive patterns 442 of the second laminate circuit board 440 .
  • the flexible electrically-conductive patterns 452 is coated with a protective layer 453 to be protected from the external environment.
  • the plurality of solder balls 460 are fused to the bottom of the first laminate circuit board 40 .
  • the solder balls 460 are fused to the electrically conductive patterns 412 which are exposed downward through the openings 415 formed on the insulative layer 411 .
  • electric signals can be received or transmitted between the first and second semiconductor dies 420 and 430 and the external device. In other words, electric signals from the first semiconductor die 420 are transferred to the solder balls 460 via the bond pads 422 , plating layer 423 , first electrically conductive bumps 424 , plating layer 413 and electrically conductive patterns 412 .
  • Electric signals from the second semiconductor die 430 are transferred to the solder balls 460 via the bond pads 432 , plating layer 433 , second electrically conductive bumps 434 , plating layer 443 , electrically conductive patterns 442 , flexible electrically-conductive patterns 452 of the flexible circuit board 450 , electrically conductive patterns 412 of the first laminate circuit board 410 .
  • Electric signals from the external device are transferred to the first semiconductor die 420 or the second semiconductor die 430 in reverse order.
  • the semiconductor package 400 only the solder balls 460 arrayed at the bottom of the first laminate circuit board 410 are used as input/output members. However, both the first semiconductor die 420 and the second semiconductor die 430 can transfer or receive electric signals to or from the external device via the solder balls 460 . Therefore, this structure is for containing multiple semiconductor dies in a limited mounting area of the semiconductor package.
  • FIGS. 5A to 5D are cross-sectional views showing a process of manufacturing the semiconductor package 400 in FIG. 4 .
  • the semiconductor package 400 is manufactured by a method comprising the steps of: providing first and second laminate circuit boards 410 and 440 ; electrically connecting a first semiconductor die 420 to the first laminate circuit board 410 and a second semiconductor die 430 to the second laminate circuit board 440 ; bonding the second semiconductor die 430 onto the first semiconductor die 420 ; and fusing a plurality of solder balls 460 to the first laminate circuit board 410 .
  • FIG. 5A shows the step of providing the first and second laminate circuit boards 410 and 440 which are interconnected by a flexible circuit board 450 .
  • the first laminate circuit board 410 has an insulative layer 411 as a base and a plurality of electrically conductive patterns 412 formed on a top surface 411 a of the insulative layer 411 .
  • a plating layer 413 is formed on a certain part of each electrically conductive pattern 412 .
  • a protective layer 414 is formed on the electrically conductive patterns 412 not covered by the plating layer 413 .
  • the insulative layer 411 has a plurality of openings 415 through which the bottoms of the electrically conductive patterns 412 are partially exposed.
  • the second laminate circuit board 440 has an insulative layer 441 as a base and a plurality of electrically conductive patterns 442 formed on a bottom surface 441 a of the insulative layer 441 .
  • a plating layer 443 is formed on a certain part of each electrically conductive pattern 442 , while a protective layer 444 is formed on the electrically conductive patterns 442 not covered by the plating layer 443 .
  • the flexible circuit board 450 electrically connects the first laminate circuit board 410 to the second laminate circuit board 440 .
  • the flexible circuit board 450 includes an insulative layer 451 , flexible electrically-conductive patterns 452 formed on the insulative layer 451 and a protective layer 453 coated on the flexible electrically-conductive patterns 452 .
  • the insulative layer 451 of the flexible circuit board 450 is connected to the insulative layers 411 and 441 of the first and second laminate circuit boards 410 and 440 .
  • the flexible electrically-conductive patterns 452 are connected to the electrically conductive patterns 412 and 442 of the first and second laminate circuit boards 410 and 440 .
  • the protective layer 453 is connected to the protective layers 414 and 444 of the first and second laminate circuit boards 410 and 440 .
  • FIG. 5B shows the step of electrically connecting the first and second semiconductor dies 420 and 430 to the first and second laminate circuit boards 410 and 440 , respectively.
  • the first and second semiconductor dies 420 and 430 have a plurality of bond pads 422 and 432 on bottom surfaces 421 and 432 thereof. Also, plating layers 423 and 433 are formed on the bond pads 422 and 432 .
  • a plurality of first electrically conductive bumps 424 are interposed between the plating layer 423 formed on the first semiconductor die 420 and the plating layer 413 formed on the electrically conductive patterns 412 , thereby electrically connecting the first semiconductor die 420 to the first laminate circuit board 410 .
  • a plurality of second electrically conductive bumps 434 are interposed between the plating layer 433 of the second semiconductor die 430 and the playing layer 444 of the second laminate circuit board 440 , thereby electrically connecting the second semiconductor die 430 to the second laminate circuit board 440 .
  • a first underfill 425 is applied to fill the remaining space between the first laminate circuit board 410 and the first semiconductor die 420 and surround the first electrically conductive bumps 424 .
  • a second underfill 445 is applied to fill the remaining space between the second semiconductor die 430 and the second laminate circuit board 440 and surround the second electrically conductive bumps 434 .
  • the first and second underfills 425 and 445 increase the reliability of interconnection between the first semiconductor die 420 and the first laminate circuit board 410 and between the second semiconductor die 430 and the second laminate circuit board 440 .
  • the first and second underfills 425 and 445 also protect the first and second electrically conductive bumps 424 and 434 from the external environment.
  • FIG. 5C shows the step of bonding the second semiconductor die 430 onto the first semiconductor die 420 .
  • the second semiconductor die 430 is bonded to a top surface 421 a of the first semiconductor die 420 by means of a die attach material 426 interposed there between.
  • the flexible circuit board 450 connecting the first and second laminate circuit board becomes curved into a C shape.
  • FIG. 5D shows the step of fusing a plurality of solder balls 460 .
  • the solder balls 460 are reflowed and fused to the electrically conductive patterns 412 which are exposed downward through the openings 415 formed on the insulative layer 411 .

Abstract

A semiconductor package has a first substrate having a plurality of electrically conductive patterns formed thereon. A first semiconductor die is coupled to the plurality of conductive patterns. A second semiconductor die is coupled to the first semiconductor die by a die attach material. A third semiconductor die is coupled to the second semiconductor die by a die attach material. A second substrate having a plurality of electrically conductive patterns formed thereon is coupled to the third semiconductor die. A plurality of contacts is coupled to a bottom surface of the first substrate. A connector jack is coupled to the second substrate. A plurality of leads is coupled to the second semiconductor die by conductive wires.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor package, and, more specifically, to a stacked semiconductor package having a plurality of input/output members.
2. Description of the Related Art
In typical semiconductor packages, a substrate is electrically connected to a semiconductor die mounted thereon. The substrate is then electrically and mechanically connected to an external device so as to ensure a stable electrical connection between the semiconductor die and the external device.
The substrate can be either a lead frame or a laminate circuit board. A semiconductor package using a lead frame is generally manufactured by bonding a semiconductor die onto a die paddle. The semiconductor die is coupled to a plurality of leads using conductive wires. The semiconductor die and the leads are encapsulated with an encapsulant, allowing part of the leads to be exposed from lateral sides of the encapsulant. The exposed leads are connected to an external device. On the other hand, a semiconductor package using a laminate circuit board is manufactured by bonding a semiconductor die onto a circuit board. The semiconductor die is coupled to the circuit board using conductive wires. The semiconductor die and the circuit board are encapsulated with an encapsulant and an array of solder balls are fused to one side of the circuit board. The solder balls being connected to the external device.
In conventional semiconductor packages using a lead frame, only the leads extending from lateral sides of the encapsulant, for example, in second and fourth directions of the encapsulant, are used as input/output members. Thus, the conventional semiconductor packages do not meet the demand for an increased number of input/output members. As an attempt to increase the number of the input/output members, it has been suggested to narrow the pitch of the leads or manufacture the semiconductor packages in a larger size. However, there is a technical limitation in narrowing the lead pitch during manufacture of a lead frame. Also, large-size semiconductor packages go against the current trend toward smaller and lighter packages.
In semiconductor packages using a laminate circuit board, solder balls arrayed on one side of a circuit board are used as input/output members. The semiconductor packages using a circuit board are smaller in size and have a larger number of input/output members than the packages using a lead frame.
However, conventional semiconductor packages in either type have a limitation on the number of input/output members because they use only one type of input/output members. In other words, leads are only used as input/output members in a semiconductor package using a lead frame, whereas solder balls are only used as input/output members in a semiconductor package using a circuit board. New type semiconductor packages using both leads and solder balls to increase the number of input/output members have not yet been available.
Also, conventional semiconductor packages have a low heat release efficiency because they only use either the leads or the solder balls as heat release paths. Due to a high degree of integration and complicated functions, recently available semiconductor packages generate more heat during operation than pre-existing ones. However, the packages cannot effectively release the generated heat with the limited number of heat release paths.
Therefore a need existed to provide a semiconductor package and a method of producing a semiconductor package that overcomes the above problems.
BRIEF SUMMARY OF THE INVENTION
A semiconductor package has a first substrate having a plurality of electrically conductive patterns formed thereon. A first semiconductor die is coupled to the plurality of conductive patterns. A second semiconductor die is coupled to the first semiconductor die by a die attach material. A third semiconductor die is coupled to the second semiconductor die by a die attach material. A second substrate having a plurality of electrically conductive patterns formed thereon is coupled to the third semiconductor die. A plurality of contacts is coupled to a bottom surface of the first substrate. A connector jack is coupled to the second substrate. A plurality of leads is coupled to the second semiconductor die by conductive wires.
The present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a cross-sectional view of a semiconductor package according to one embodiment of the present invention;
FIG. 1B is a cross-sectional view showing the semiconductor package in FIG. 1A mounted on an external device;
FIG. 2 is a cross-sectional view of a semiconductor package according to another embodiment of the present invention;
FIG. 3A a cross-sectional view of a semiconductor package according to still another embodiment of the present invention;
FIG. 3B is a cross-sectional view showing the semiconductor package in FIG. 3A mounted on an external device;
FIG. 4 is a cross-sectional view of a semiconductor package according to still another embodiment of the present invention; and,
FIGS. 5A to 5D are cross-sectional views showing a process of manufacturing the semiconductor package in FIG. 4.
Common reference numerals are used throughout the drawings and the detailed description to indicate the same elements.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1A is a cross-sectional view of a semiconductor package according to one embodiment of the present invention. FIG. 1B is a cross-sectional view showing the semiconductor package in FIG. 1A mounted on an external device.
As shown in FIGS. 1A and 1B, a semiconductor package 100 includes a first laminate circuit board 110, a first semiconductor die 120 electrically connected to the first laminate circuit board 110, a second semiconductor die 130 bonded to the first semiconductor die 120, a second laminate circuit board 140 electrically connected to the second semiconductor die 130, a plurality of solder balls 150 electrically connected to the first laminate circuit board 110 to be used as input/output members connected to an external device, and a jack 160 electrically connected to the second laminate circuit board 140 to be used as another input/output member connected to the external device.
The first laminate circuit board 110 has an insulative layer 111 as a base and a plurality of electrically conductive patterns 112 formed on a top surface 111 a of the insulative layer 111. A plating layer 113 is formed on a certain part of each electrically conductive pattern 112. Also, a protective layer 114 is formed on the other parts of the electrically conductive patterns 112. The insulative layer 111 has a plurality of openings 115 through which portions of the electrically conductive patterns 112 are partially exposed. As will be explained hereafter, the solder balls 150 are fused to the electrically conductive patterns 112 exposed through the openings 115. The plating layer 113 can be made of but not limited to gold (Au), silver (Ag), nickel (Ni), palladium (Pd) or an equivalent thereof. All plating layers that will be explained hereafter can be made of such materials. Also, the first laminate circuit board 110 is not limited to have the foregoing structure and may have any other structure of a general laminate circuit board. For example, the first laminate circuit board 110 can be a general rigid printed circuit board, a flexible circuit film, a flexible circuit tape or an equivalent thereof. The same can be said for the second laminate circuit board 140.
The first semiconductor die 120 mounted on the first laminate circuit board 110 has a plurality of bond pads 122 on a bottom surface 121 thereof. A plating layer 123 is formed on the bottom of each bond pad 122. A plurality of first electrically conductive bumps 124 are interposed between the plating layer 123 and the plating layer 113 formed on the electrically conductive patterns 112. Thus the conductive bumps 124 electrically couple the first semiconductor die 120 to the first laminate circuit board 110. The electrically conductive bumps 124 can be made of, but not limited to, Au, Ag, Pb/Sn solder or an equivalent thereof. A first underfill 125 is applied to fill the remaining space between the first laminate circuit board 110 and the first semiconductor die 120 and surround the first electrically conductive bumps 124. Accordingly, the first underfill 125 can increase the reliability of interconnection between the first laminate circuit board 110 and the first semiconductor die 120 and protect the first electrically conductive bumps 124 from the external environment.
The second semiconductor die 130 is bonded to a top surface 125 of the first semiconductor die 120 by means of a die attach material 126 interposed there between. The die attach material 126 can be an epoxy adhesive, an adhesive tape or an equivalent thereof. However, the listing of the above materials should not be seen as to limit the scope of the present invention. The second semiconductor die 130 has a plurality of bond pads 132 on a top surface 131 thereof. A plating layer 133 having a predetermined thickness is formed on the bond pads 132. A plurality of second electrically conductive bumps 134 are fused to the plating layer 133.
The second laminate circuit board 140 has an insulative layer 141 as a base and a plurality of electrically conductive patterns 142 formed on a bottom surface 141 a of the insulative layer 141. A plating layer 143 is formed on a certain part of each electrically conductive pattern 142, while a protective layer 144 is formed on the other parts of the electrically conductive patterns 142. The second electrically conductive bumps 134 explained above are interposed between the plating layer 133 formed on the second semiconductor die 130 and the plating layer 143 formed on the second laminate circuit board 140, thereby electrically coupling the second semiconductor die 130 to the second laminate circuit board 140. Also, a second underfill 145 is applied to fill the remaining space between the second semiconductor die 130 and the second laminate circuit board 140 and surround the second electrically conductive bumps 134. Accordingly, the second underfill 145 can increase the reliability of interconnection between the second semiconductor die 130 and the second laminate circuit board 140 and protect the second electrically conductive bumps 134 from the external environment.
As explained above, the solder balls 150 are fused to the bottom of the first laminate circuit board 110. To be more specific, the solder balls 150 are fused to the electrically conductive patterns 112 which are exposed downward through the openings 115 formed on the insulative layer 111. Via the solder balls 150 acting as input/output members, electric signals can be received or transmitted between the first semiconductor die 120 and the external device. As shown in FIG. 1B, the plurality of solder balls 150 are fused to input/output pads 198 formed on the external device 197.
The jack 160 electrically connected to the second laminate circuit board 140 is used as another input/output member. In other words, electric signals can be received or transmitted between the second semiconductor die 130 and the external device via the jack 160. The jack 160 is electrically connected to the second laminate circuit board 140 by a flexible circuit board 161. The flexible circuit board 161 includes an insulative layer 162, flexible electrically-conductive patterns 163 for connecting the electrically conductive patterns 142 of the second laminate circuit board 140 to the jack 160, and a protective layer 164 for covering the surface of the patterns 163. The flexible circuit board 161 can be of the same type and material as used for the second laminate circuit board 140. However, this should not be seen as to limit the scope of the present invention. Other types of material may be used without departing from the spirit and scope of the present invention. As shown in FIG. 1B, the jack 160 is connected to an input/output pin 199 formed on the external device 197.
In the semiconductor package 100, both the solder balls 150 arrayed at the bottom of the first laminate circuit board 110 and the jack 160 connected to the second laminate circuit board 140 can be used as input/output members. This structure is multi-pin semiconductor package 100 provides a larger number of input/output members in a limited space. Also, the semiconductor package 100 has high heat-release efficiency since the heat generated from the semiconductor dies are released outside through both the solder balls 150 and the jack 160.
FIG. 2 is a cross-sectional view of a semiconductor package according to another embodiment of the present invention.
As shown in FIG. 2, a semiconductor package 200 includes a first laminate circuit board 210, a first semiconductor die 220 electrically connected to the first laminate circuit board 210, a second semiconductor die 230 bonded to the first semiconductor die 220, a third semiconductor die 240 bonded to the second semiconductor die 230, a second laminate circuit board 250 electrically connected to the third semiconductor die 240, a plurality of solder balls 260 electrically connected to the first laminate circuit board 210, a jack 270 electrically connected to the second laminate circuit board 250, a plurality of leads 280 electrically connected to the second semiconductor die 230, and an encapsulant 290 for encapsulating the first and second laminate circuit boards 210 and 250, the first, second and third semiconductor dies 220, 230 and 240, a plurality of conductive wires 281 and the plurality of leads 180.
The first laminate circuit board 210 has an insulative layer 211 as a base and a plurality of electrically conductive patterns 212 formed on a top surface 211 a of the insulative layer 211. A plating layer 213 is formed on certain parts of each electrically conductive pattern 212. A protective layer 214 is formed on other parts of the electrically conductive patterns 212 not covered by the plating layer 213. The insulative layer 211 has a plurality of openings 215 through which the bottoms of the electrically conductive patterns 212 are partially exposed. As will be explained hereafter, the solder balls 260 are fused to the electrically conductive patterns 212 exposed through the openings 215.
The first semiconductor die 220 mounted on the first laminate circuit board 210 has a plurality of bond pads 222 on a bottom surface 221 thereof. A plating layer 223 is formed on the bottoms of the bond pads 222. A plurality of first electrically conductive bumps 224 are interposed between the plating layer 223 formed on the first semiconductor die 220 and the plating layer 213 formed on the electrically conductive patterns 212. The conductive bumps 224 electrically couple the first semiconductor die 220 to the first laminate circuit board 210. A first underfill 225 is applied to fill the space between the first laminate circuit board 210 and the first semiconductor die 220 and surround the first electrically conductive bumps 224. Accordingly, the first underfill 225 can increase the reliability of interconnection between the first laminate circuit board 210 and the first semiconductor die 220 and protect the first electrically conductive bumps 224 from the external environment.
The second semiconductor die 230 is bonded to a top surface 225 of the first semiconductor die 220 by means of a die attach material 226 interposed there between. The second semiconductor die 230 is larger in size than the first semiconductor die 220 and has a plurality of bond pads 232 on its bottom perimeter 231 which are not in direct contact with the first semiconductor die 220.
The third semiconductor die 240 is bonded to a top surface 231 a of the second semiconductor die 230 by means of a die attach material 233 interposed there between. The third semiconductor die 240 has a plurality of bond pads 242 on a top surface 241 thereof. A plating layer 243 having a predetermined thickness is formed on the bond pads 242. A plurality of second electrically conductive bumps 244 are fused to the plating layer 244.
The second laminate circuit board 250 has an insulative layer 251 as a base and a plurality of electrically conductive patterns 252 formed on a bottom surface 251 a of the insulative layer 251. A plating layer 253 is formed on a certain part of each electrically conductive pattern 252, while a protective layer 254 is formed on parts of the electrically conductive patterns 252 not covered by the plating layer 253. As explained above, the second electrically conductive bumps 244 are interposed between the plating layer 243 formed on the third semiconductor die 240 and the plating layer 253 formed on the second laminate circuit board 250, thereby electrically connecting the third semiconductor die 240 to the second laminate circuit board 250. A second underfill 245 is applied to fill the space between the third semiconductor die 240 and the second laminate circuit board 250 and surround the second electrically conductive bumps 244. Accordingly, the second underfill 245 can increase the reliability of interconnection between the third semiconductor die 240 and the second laminate circuit board 250 and protect the second electrically conductive bumps 244 from the external environment.
As explained above, the plurality of solder balls 260 are fused to the bottom of the first laminate circuit board 210. The solder balls 250 are fused to the electrically conductive patterns 212 which are exposed downward through the openings 215 formed on the insulative layer 211. Via the solder balls 250 acting as input/output members, electric signals can be received or transmitted between the first semiconductor die 220 and the external device. The solder balls 250 being fused to the input/output pads formed on the external device.
The jack 270 electrically connected to the second laminate circuit board 250 is used as another input/output member. In other words, electric signals can be received or transmitted between the third semiconductor die 240 and the external device via the jack 270. The jack 270 is electrically connected to the second laminate circuit board 250 by a flexible circuit board 271. The flexible circuit board 271 includes an insulative layer 272, flexible electrically-conductive patterns 273 for connecting the electrically conductive patterns 252 of the second laminate circuit board 250 to the jack 270, and a protective layer 274 for covering the surface of the patterns 273. The flexible circuit board 271 can be of the same type and material as used for the second laminate circuit board 250. The jack 270 is connected to an input/output pin formed on the external device.
The plurality of leads 280 are arrayed at the perimeter of the encapsulant 290 in a height approximately corresponding to that of the second semiconductor die 230. Each lead 280 is electrically connected to one of the bond pads 232 formed on the second semiconductor die 230 by a conductive wire 281 in order to be used as another input/output member. The other bond pads 232 are electrically connected to the electrically conductive patterns 252 of the second laminate circuit board 250. The protective layer 254 is not formed on the wire-bonding areas of the electrically conductive patterns 252 of the second laminate circuit board 250. Due to such electrical connections, electric signals can be received and transmitted between the second semiconductor die 230 and the external device via the jack 270. The leads 280 are bent twice to have a lower end 282 substantially coplanar to lower ends 261 of the solder balls 260. Accordingly, the leads 280 can be easily mounted on the input/output pads of the external device.
The encapsulant 290 encapsulates the first and second laminate circuit boards 210 and 250, the first, second and third semiconductor dies 220, 230 and 240, the plurality of conductive wires 281 and the plurality of leads 180 to safely protect them from the external environment. The encapsulant 290 prevents the fragile conductive wires 281 from being easily damaged by an external impact or rough handling. The encapsulant 290 also supports the leads 280 connected to the conductive wires 281 and prevents the leads 180 from being easily displaced. Of course, the leads 280 are mostly exposed outward from the lateral sides of the encapsulant 290 to be easily mounted onto the external device.
In the semiconductor package 200, the solder balls 260 arrayed at the bottom of the first laminate circuit board 210, the jack 270 connected to the second laminate circuit board 250 and the leads 280 exposed from the lateral sides 291 of the encapsulant 290 are all used as input/output members. This structure provides a multi-pin semiconductor package having a larger number of input/output members in a limited space. Also, the semiconductor package 200 has a high heat-release efficiency because the heat generated from the semiconductor dies are released outside through the solder balls 260, jack 270 and leads 280.
FIG. 3A is a cross-sectional view of a semiconductor package 300 according to still another embodiment of the present invention. FIG. 3B is a cross-sectional view showing the semiconductor package 300 in FIG. 3A mounted on an external device.
Since the semiconductor package 300 is basically similar in structure to the semiconductor package 200, only the differences between the two packages will be described.
As shown in FIGS. 3A and 3B, a second semiconductor die 330 has a plurality of bond pads 332 on a top perimeter 331 thereof. Since the bond pads 332 are formed on the top of the second semiconductor die 330, it is not required to make the second semiconductor die 330 larger than a first semiconductor die 320. On the other hand, a third semiconductor die 340 bonded to the top surface 331 of the second semiconductor die 330 should be smaller than the second semiconductor die 330 in order not to interrupt conductive wires 381 connected to the bond pads 332.
A plurality of leads 380 is arrayed at the perimeter of the encapsulant 390 in a height approximately corresponding to that of the second semiconductor die 330. Each lead 380 is mostly placed within the encapsulant 390, with only a lateral side 381 and a bottom 382 being exposed outward. An etched part 383 formed on each lead 380 within the encapsulant 390 improves the reliability of interconnection between each lead 380 and the encapsulant 390. As explained above, the conductive wires 381 are connected to the leads 380. The bottoms 382 of the leads 380 are approximately coplanar to a bottom 391 of the encapsulant 390 and higher than the bottoms of the solder balls 360. As shown in FIG. 3B, the bottoms 382 of the leads 380 are connected to input/output pads 398 of an external device 397 through solder pastes 360′ which compensate for the difference in height between the bottoms 382 and the bottoms of the solder balls 360. Accordingly, such a difference in height does not cause any problem in mounting the semiconductor package 300 on the external device.
In the semiconductor package 300, the solder balls 360 arrayed at the bottom of the first laminate circuit board 310, the jack 370 connected to the second laminate circuit board 350 and the leads 380 fixed within the encapsulant 390 are all used as input/output members. This structure is a multi-pin semiconductor package that provides a larger number of input/output members in a limited space. Also, the semiconductor package 300 has a high heat-release efficiency because the heat generated from the semiconductor dies are released outside through the solder balls 360, jack 370 and leads 380.
FIG. 4 is a cross-sectional view of a semiconductor package according to still another embodiment of the present invention.
As shown in FIG. 4, a semiconductor package 400 includes a first laminate circuit board 410, a first semiconductor die 420 electrically connected to the first laminate circuit board 410, a second semiconductor die 430 bonded to the first semiconductor die 420, a second laminate circuit board 440 electrically connected to the second semiconductor die 430, a flexible circuit board 450 for electrically connecting the first laminate circuit board 410 to the second laminate circuit board 440, and a plurality of solder balls 460 electrically connected to the first laminate circuit board 410.
The first laminate circuit board 410 has an insulative layer 411 as a base and a plurality of electrically conductive patterns 412 formed on a top surface 411 a of the insulative layer 411. A plating layer 413 is formed on a certain part of each electrically conductive pattern 412. A protective layer 414 is formed on the parts of the electrically conductive patterns 412 not covered by the plating layer 413. The insulative layer 411 has a plurality of openings 415 through which the bottoms of the electrically conductive patterns 412 are partially exposed. As will be explained hereafter, the solder balls 460 are fused to the electrically conductive patterns 412 exposed through the openings 415.
The first semiconductor die 420 mounted on the first laminate circuit board 410 has a plurality of bond pads 422 on a bottom surface 421 thereof. A plating layer 423 is formed on the bottom of each bond pads 422. A plurality of first electrically conductive bumps 424 are interposed between the plating layer 423 formed on the first semiconductor die 420 and the plating layer 413 formed on the electrically conductive patterns 412, thereby electrically connecting the first semiconductor die 420 to the first laminate circuit board 410. A first underfill 425 is applied to fill the remaining space between the first laminate circuit board 410 and the first semiconductor die 420 and surround the first electrically conductive bumps 424. Accordingly, the first underfill 425 can increase the reliability of interconnection between the first laminate circuit board 410 and the first semiconductor die 420 and safely protect the first electrically conductive bumps 424 from the external environment.
The second semiconductor die 430 is bonded to a top surface 421 a of the first semiconductor die 420 by means of a die attach material 426 interposed there between. The second semiconductor die 430 has a plurality of bond pads 432 on a top surface 431 thereof. A plating layer 433 having a predetermined thickness is formed on the bond pads 432. Also, a plurality of second electrically conductive bumps 434 are fused to the plating layer 433.
The second laminate circuit board 440 has an insulative layer 441 as a base and a plurality of electrically conductive patterns 442 formed on a bottom surface 441 a of the insulative layer 441. A plating layer 443 is formed on a certain part of each electrically conductive pattern 442, while a protective layer 444 is formed on the other parts of the electrically conductive patterns 442. As explained above, the second electrically conductive bumps 434 are interposed between the plating layer 433 formed on the second semiconductor die 430 and the plating layer 443 formed on the second laminate circuit board 440, thereby electrically connecting the second semiconductor die 430 to the second laminate circuit board 440. A second underfill 445 is applied to fill the remaining space between the second semiconductor die 430 and the second laminate circuit board 440 and surround the second electrically conductive bumps 434. Accordingly, the second underfill 445 can increase the reliability of interconnection between the second semiconductor die 430 and the second laminate circuit board 440 and protect the second electrically conductive bumps 434 from the external environment.
The flexible circuit board 450 electrically connects the first laminate circuit board 410 to the second laminate circuit board 440. The flexible circuit board 450 includes an insulative layer 451 and flexible electrically-conductive patterns 452 formed on the insulative layer 451. The flexible electrically-conductive patterns 452 connect the electrically conductive patterns 412 of the first laminate circuit board 410 to the electrically conductive patterns 442 of the second laminate circuit board 440. The flexible electrically-conductive patterns 452 is coated with a protective layer 453 to be protected from the external environment.
The plurality of solder balls 460 are fused to the bottom of the first laminate circuit board 40. The solder balls 460 are fused to the electrically conductive patterns 412 which are exposed downward through the openings 415 formed on the insulative layer 411. Via the solder balls 460 acting as input/output members, electric signals can be received or transmitted between the first and second semiconductor dies 420 and 430 and the external device. In other words, electric signals from the first semiconductor die 420 are transferred to the solder balls 460 via the bond pads 422, plating layer 423, first electrically conductive bumps 424, plating layer 413 and electrically conductive patterns 412. Electric signals from the second semiconductor die 430 are transferred to the solder balls 460 via the bond pads 432, plating layer 433, second electrically conductive bumps 434, plating layer 443, electrically conductive patterns 442, flexible electrically-conductive patterns 452 of the flexible circuit board 450, electrically conductive patterns 412 of the first laminate circuit board 410. Electric signals from the external device are transferred to the first semiconductor die 420 or the second semiconductor die 430 in reverse order.
In the semiconductor package 400, only the solder balls 460 arrayed at the bottom of the first laminate circuit board 410 are used as input/output members. However, both the first semiconductor die 420 and the second semiconductor die 430 can transfer or receive electric signals to or from the external device via the solder balls 460. Therefore, this structure is for containing multiple semiconductor dies in a limited mounting area of the semiconductor package.
FIGS. 5A to 5D are cross-sectional views showing a process of manufacturing the semiconductor package 400 in FIG. 4.
Referring to FIGS. 5A to 5D, the semiconductor package 400 is manufactured by a method comprising the steps of: providing first and second laminate circuit boards 410 and 440; electrically connecting a first semiconductor die 420 to the first laminate circuit board 410 and a second semiconductor die 430 to the second laminate circuit board 440; bonding the second semiconductor die 430 onto the first semiconductor die 420; and fusing a plurality of solder balls 460 to the first laminate circuit board 410.
FIG. 5A shows the step of providing the first and second laminate circuit boards 410 and 440 which are interconnected by a flexible circuit board 450. The first laminate circuit board 410 has an insulative layer 411 as a base and a plurality of electrically conductive patterns 412 formed on a top surface 411 a of the insulative layer 411. A plating layer 413 is formed on a certain part of each electrically conductive pattern 412. A protective layer 414 is formed on the electrically conductive patterns 412 not covered by the plating layer 413. The insulative layer 411 has a plurality of openings 415 through which the bottoms of the electrically conductive patterns 412 are partially exposed. The second laminate circuit board 440 has an insulative layer 441 as a base and a plurality of electrically conductive patterns 442 formed on a bottom surface 441 a of the insulative layer 441. A plating layer 443 is formed on a certain part of each electrically conductive pattern 442, while a protective layer 444 is formed on the electrically conductive patterns 442 not covered by the plating layer 443. The flexible circuit board 450 electrically connects the first laminate circuit board 410 to the second laminate circuit board 440. The flexible circuit board 450 includes an insulative layer 451, flexible electrically-conductive patterns 452 formed on the insulative layer 451 and a protective layer 453 coated on the flexible electrically-conductive patterns 452. The insulative layer 451 of the flexible circuit board 450 is connected to the insulative layers 411 and 441 of the first and second laminate circuit boards 410 and 440. The flexible electrically-conductive patterns 452 are connected to the electrically conductive patterns 412 and 442 of the first and second laminate circuit boards 410 and 440. Also, the protective layer 453 is connected to the protective layers 414 and 444 of the first and second laminate circuit boards 410 and 440.
FIG. 5B shows the step of electrically connecting the first and second semiconductor dies 420 and 430 to the first and second laminate circuit boards 410 and 440, respectively. The first and second semiconductor dies 420 and 430 have a plurality of bond pads 422 and 432 on bottom surfaces 421 and 432 thereof. Also, plating layers 423 and 433 are formed on the bond pads 422 and 432. A plurality of first electrically conductive bumps 424 are interposed between the plating layer 423 formed on the first semiconductor die 420 and the plating layer 413 formed on the electrically conductive patterns 412, thereby electrically connecting the first semiconductor die 420 to the first laminate circuit board 410. A plurality of second electrically conductive bumps 434 are interposed between the plating layer 433 of the second semiconductor die 430 and the playing layer 444 of the second laminate circuit board 440, thereby electrically connecting the second semiconductor die 430 to the second laminate circuit board 440. A first underfill 425 is applied to fill the remaining space between the first laminate circuit board 410 and the first semiconductor die 420 and surround the first electrically conductive bumps 424. Also, a second underfill 445 is applied to fill the remaining space between the second semiconductor die 430 and the second laminate circuit board 440 and surround the second electrically conductive bumps 434. The first and second underfills 425 and 445 increase the reliability of interconnection between the first semiconductor die 420 and the first laminate circuit board 410 and between the second semiconductor die 430 and the second laminate circuit board 440. The first and second underfills 425 and 445 also protect the first and second electrically conductive bumps 424 and 434 from the external environment.
FIG. 5C shows the step of bonding the second semiconductor die 430 onto the first semiconductor die 420. The second semiconductor die 430 is bonded to a top surface 421 a of the first semiconductor die 420 by means of a die attach material 426 interposed there between. At this time, the flexible circuit board 450 connecting the first and second laminate circuit board becomes curved into a C shape.
FIG. 5D shows the step of fusing a plurality of solder balls 460. The solder balls 460 are reflowed and fused to the electrically conductive patterns 412 which are exposed downward through the openings 415 formed on the insulative layer 411.
This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process, may be implemented by one skilled in the art in view of this disclosure.

Claims (20)

1. A semiconductor package comprising:
a first substrate having electrically conductive patterns on at least a first surface thereof;
a first semiconductor die having an active surface electrically coupled to the electrically conductive patterns on the first substrate;
a second semiconductor die having an inactive surface coupled to an inactive surface of the first semiconductor die;
a second substrate having electrically conductive patterns on at least a first surface thereof, an active surface of the second semiconductor die electrically coupled to the electrically conductive patterns on the second substrate;
a plurality of contacts attached to the first substrate; and
a connector jack electrically coupled to the second substrate;
wherein the first substrate is electrically isolated from the second substrate so that electrical signals are transmitted from the first semiconductor die to an external device only through the plurality of connectors and electrical signals transmitted from the second semiconductor die to the external device only through the connector jack.
2. The semiconductor package according to claim 1, wherein the inactive surface of the second semiconductor die is coupled to the inactive surface of the first semiconductor die with a die attach material.
3. The semiconductor package according to claim 1, further comprising a first underfill to fill a space between the first substrate and the active surface of the first semiconductor die.
4. The semiconductor package according to claim 3, further comprising a second underfill to fill a space between the second substrate and the active surface of the second semiconductor die.
5. The semiconductor package according to claim 1, further comprising:
a plurality of bond pads on the active surface of the first semiconductor die;
a plating layer formed on a bottom area of each of the plurality of bond pads; and
a plurality of electrically conductive bumps fused to the plating layer.
6. The semiconductor package according to claim 1, wherein the connector jack comprises:
a flexible substrate having flexible electrically-conductive patterns, a first end of the flexible electrically-conductive patterns coupled to the electrically conductive patterns of the second substrate; and
a jack coupled to a second end of the flexible electrically-conductive patterns.
7. The semiconductor package according to claim 6, wherein the connector jack further comprises:
an insulative layer; and
a protective layer, the flexible electrically-conductive patterns positioned in between the insulative layer and the protective layer.
8. The semiconductor package according to claim 1, further comprising:
a plurality of bond pads on an active surface of the second semiconductor die;
a plating layer formed on a bottom area of each of the plurality of bond pads; and
a plurality of electrically conductive bumps fused to the plating layer.
9. The semiconductor package according to claim 1, further comprising a third semiconductor die coupled to the second semiconductor die and the first semiconductor die.
10. The semiconductor package according to claim 9, further comprising a plurality of leads electrically coupled to an active surface of the third semiconductor die.
11. The semiconductor package according to claim 10, further comprising an encapsulant for encapsulating the first and second substrates, the first, second and third semiconductor dies, and the plurality of leads.
12. The semiconductor package according to claim 10, wherein the plurality of leads protrudes out and extends away from the semiconductor package.
13. The semiconductor package according to claim 10, wherein a bottom surface of each of the plurality of leads is approximately co-planer with a bottom surface of the semiconductor package.
14. A semiconductor package comprising:
a first substrate having a first set of electrically conductive patterns on at least a first surface thereof;
a first semiconductor die having an active surface coupled to the electrically conductive patterns on the first substrate;
a second semiconductor die having an inactive surface coupled to an inactive surface of the first semiconductor die;
a second substrate having a second set of electrically conductive patterns on least a first surface thereof, an active surface of the second semiconductor die coupled to the electrically conductive patterns on the second substrate;
first means coupled to the first substrate for transferring signals to and from an external device; and
second means coupled to the second substrate for transferring signals to and from the external device;
wherein the first substrate is electrically isolated from the second substrate so that electrical signals are transmitted from the first semiconductor die to an external device only through the plurality of connectors and electrical signals transmitted from the second semiconductor die to the external device only through the connector jack.
15. The semiconductor package according to claim 14, wherein the second means are a connector jack coupled to the second substrate contacts.
16. The semiconductor package according to claim 14, further comprising a first means for filling a space between the first substrate and the first semiconductor die.
17. The semiconductor package according to claim 14, further comprising a second means for filling a space between the second substrate and the second semiconductor die.
18. The semiconductor package according to claim 14, further comprising a third semiconductor die coupled to the second semiconductor die and the first semiconductor die.
19. The semiconductor package according to claim 9, further comprising a plurality of leads electrically coupled to an active surface of the third semiconductor die.
20. The semiconductor package according to claim 10, further comprising an encapsulant for encapsulating the first and second substrates, the first, second and third semiconductor dies, and the plurality of leads.
US10/972,686 2004-10-25 2004-10-25 Semiconductor package having a plurality input/output members Active US8072058B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/972,686 US8072058B2 (en) 2004-10-25 2004-10-25 Semiconductor package having a plurality input/output members
US13/286,005 US8525322B1 (en) 2004-10-25 2011-10-31 Semiconductor package having a plurality of input/output members
US13/974,443 US9117684B1 (en) 2004-10-25 2013-08-23 Semiconductor package having a plurality of input/output members

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/972,686 US8072058B2 (en) 2004-10-25 2004-10-25 Semiconductor package having a plurality input/output members

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/286,005 Division US8525322B1 (en) 2004-10-25 2011-10-31 Semiconductor package having a plurality of input/output members

Publications (2)

Publication Number Publication Date
US20090045499A1 US20090045499A1 (en) 2009-02-19
US8072058B2 true US8072058B2 (en) 2011-12-06

Family

ID=40362306

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/972,686 Active US8072058B2 (en) 2004-10-25 2004-10-25 Semiconductor package having a plurality input/output members
US13/286,005 Active 2024-12-01 US8525322B1 (en) 2004-10-25 2011-10-31 Semiconductor package having a plurality of input/output members
US13/974,443 Active US9117684B1 (en) 2004-10-25 2013-08-23 Semiconductor package having a plurality of input/output members

Family Applications After (2)

Application Number Title Priority Date Filing Date
US13/286,005 Active 2024-12-01 US8525322B1 (en) 2004-10-25 2011-10-31 Semiconductor package having a plurality of input/output members
US13/974,443 Active US9117684B1 (en) 2004-10-25 2013-08-23 Semiconductor package having a plurality of input/output members

Country Status (1)

Country Link
US (3) US8072058B2 (en)

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120061846A1 (en) * 2009-06-02 2012-03-15 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US8789272B2 (en) 2009-06-02 2014-07-29 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor test socket
US8803539B2 (en) 2009-06-03 2014-08-12 Hsio Technologies, Llc Compliant wafer level probe assembly
US8912812B2 (en) 2009-06-02 2014-12-16 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
US8955216B2 (en) 2009-06-02 2015-02-17 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor package
US8955215B2 (en) 2009-05-28 2015-02-17 Hsio Technologies, Llc High performance surface mount electrical interconnect
US8970031B2 (en) 2009-06-16 2015-03-03 Hsio Technologies, Llc Semiconductor die terminal
US8981568B2 (en) 2009-06-16 2015-03-17 Hsio Technologies, Llc Simulated wirebond semiconductor package
US8981809B2 (en) 2009-06-29 2015-03-17 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US8984748B2 (en) 2009-06-29 2015-03-24 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US20150130071A1 (en) * 2013-11-12 2015-05-14 Infineon Technologies Ag Semiconductor Package Comprising a Transistor Chip Module and a Driver Chip Module and a Method for Fabricating the Same
US9076884B2 (en) 2009-06-02 2015-07-07 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9117684B1 (en) * 2004-10-25 2015-08-25 Amkor Technology, Inc. Semiconductor package having a plurality of input/output members
US9136196B2 (en) 2009-06-02 2015-09-15 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
US9184527B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Electrical connector insulator housing
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
US9196510B2 (en) 2013-11-12 2015-11-24 Infineon Technologies Ag Semiconductor package comprising two semiconductor modules and laterally extending connectors
US9231328B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc Resilient conductive electrical interconnect
US9232654B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc High performance electrical circuit structure
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
US9277654B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Composite polymer-metal electrical contacts
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
US9320133B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Electrical interconnect IC device socket
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US9320144B2 (en) 2009-06-17 2016-04-19 Hsio Technologies, Llc Method of forming a semiconductor socket
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US9414500B2 (en) 2009-06-02 2016-08-09 Hsio Technologies, Llc Compliant printed flexible circuit
US9536815B2 (en) 2009-05-28 2017-01-03 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
US9559447B2 (en) 2015-03-18 2017-01-31 Hsio Technologies, Llc Mechanical contact retention within an electrical connector
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US20170098611A1 (en) * 2015-10-05 2017-04-06 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for manufacturing an electronic component and an electronic component
US9689897B2 (en) 2010-06-03 2017-06-27 Hsio Technologies, Llc Performance enhanced semiconductor socket
US9699906B2 (en) 2009-06-02 2017-07-04 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9603249B2 (en) 2009-06-02 2017-03-21 Hsio Technologies, Llc Direct metalization of electrical circuit structures
KR20110124063A (en) * 2010-05-10 2011-11-16 하나 마이크론(주) Stack type semiconductor package
US9142533B2 (en) * 2010-05-20 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate interconnections having different sizes
KR101768960B1 (en) * 2011-07-04 2017-08-18 삼성전자 주식회사 chip stacked semiconductor package
US9425136B2 (en) 2012-04-17 2016-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Conical-shaped or tier-shaped pillar connections
US9299674B2 (en) 2012-04-18 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace interconnect
US9111817B2 (en) 2012-09-18 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structure and method of forming same
US10582631B2 (en) * 2017-07-20 2020-03-03 Apple Inc. Housings formed from three-dimensional circuits
DE102019120886A1 (en) * 2019-08-02 2021-02-04 Infineon Technologies Ag Semiconductor package with a cavity in its package body
TWI762058B (en) * 2020-12-02 2022-04-21 恆勁科技股份有限公司 Semiconductor package device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05268535A (en) * 1992-03-24 1993-10-15 Toshiba Corp Visual sensor
US6379193B1 (en) * 1998-08-19 2002-04-30 International Business Machines Corporation Substrate connector assembly for a computer system
US6486544B1 (en) * 1998-09-09 2002-11-26 Seiko Epson Corporation Semiconductor device and method manufacturing the same, circuit board, and electronic instrument
US6590282B1 (en) * 2002-04-12 2003-07-08 Industrial Technology Research Institute Stacked semiconductor package formed on a substrate and method for fabrication
US6600222B1 (en) * 2002-07-17 2003-07-29 Intel Corporation Stacked microelectronic packages
US20040113253A1 (en) * 2002-10-08 2004-06-17 Chippac, Inc. Semiconductor stacked multi-package module having inverted second package
US20050001905A1 (en) * 2003-07-02 2005-01-06 Renesas Technology Corp. Solid state image sensing device

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5386341A (en) * 1993-11-01 1995-01-31 Motorola, Inc. Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5646446A (en) * 1995-12-22 1997-07-08 Fairchild Space And Defense Corporation Three-dimensional flexible assembly of integrated circuits
JP3695893B2 (en) * 1996-12-03 2005-09-14 沖電気工業株式会社 Semiconductor device, manufacturing method and mounting method thereof
US6121676A (en) * 1996-12-13 2000-09-19 Tessera, Inc. Stacked microelectronic assembly and method therefor
US6225688B1 (en) * 1997-12-11 2001-05-01 Tessera, Inc. Stacked microelectronic assembly and method therefor
US7149095B2 (en) * 1996-12-13 2006-12-12 Tessera, Inc. Stacked microelectronic assemblies
US6014316A (en) * 1997-06-13 2000-01-11 Irvine Sensors Corporation IC stack utilizing BGA contacts
US6376769B1 (en) * 1999-05-18 2002-04-23 Amerasia International Technology, Inc. High-density electronic package, and method for making same
US6441476B1 (en) * 2000-10-18 2002-08-27 Seiko Epson Corporation Flexible tape carrier with external terminals formed on interposers
JP2001217388A (en) * 2000-02-01 2001-08-10 Sony Corp Electronic device and method for manufacturing the same
US7115986B2 (en) * 2001-05-02 2006-10-03 Micron Technology, Inc. Flexible ball grid array chip scale packages
US7485951B2 (en) * 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US6940729B2 (en) * 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
JP2003133518A (en) * 2001-10-29 2003-05-09 Mitsubishi Electric Corp Semiconductor module
SG121707A1 (en) * 2002-03-04 2006-05-26 Micron Technology Inc Method and apparatus for flip-chip packaging providing testing capability
SG115459A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Flip chip packaging using recessed interposer terminals
JP4085788B2 (en) * 2002-08-30 2008-05-14 日本電気株式会社 SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, CIRCUIT BOARD, ELECTRONIC DEVICE
US6869825B2 (en) * 2002-12-31 2005-03-22 Intel Corporation Folded BGA package design with shortened communication paths and more electrical routing flexibility
US6924551B2 (en) * 2003-05-28 2005-08-02 Intel Corporation Through silicon via, folded flex microelectronic package
US8072058B2 (en) * 2004-10-25 2011-12-06 Amkor Technology, Inc. Semiconductor package having a plurality input/output members
KR100800475B1 (en) * 2006-07-10 2008-02-04 삼성전자주식회사 Package on package and method for a manufacturing the same
US8278141B2 (en) * 2008-06-11 2012-10-02 Stats Chippac Ltd. Integrated circuit package system with internal stacking module
KR20110124063A (en) * 2010-05-10 2011-11-16 하나 마이크론(주) Stack type semiconductor package

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05268535A (en) * 1992-03-24 1993-10-15 Toshiba Corp Visual sensor
US6379193B1 (en) * 1998-08-19 2002-04-30 International Business Machines Corporation Substrate connector assembly for a computer system
US6486544B1 (en) * 1998-09-09 2002-11-26 Seiko Epson Corporation Semiconductor device and method manufacturing the same, circuit board, and electronic instrument
US6590282B1 (en) * 2002-04-12 2003-07-08 Industrial Technology Research Institute Stacked semiconductor package formed on a substrate and method for fabrication
US6600222B1 (en) * 2002-07-17 2003-07-29 Intel Corporation Stacked microelectronic packages
US20040113253A1 (en) * 2002-10-08 2004-06-17 Chippac, Inc. Semiconductor stacked multi-package module having inverted second package
US20050001905A1 (en) * 2003-07-02 2005-01-06 Renesas Technology Corp. Solid state image sensing device

Cited By (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9117684B1 (en) * 2004-10-25 2015-08-25 Amkor Technology, Inc. Semiconductor package having a plurality of input/output members
US8955215B2 (en) 2009-05-28 2015-02-17 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9660368B2 (en) 2009-05-28 2017-05-23 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9536815B2 (en) 2009-05-28 2017-01-03 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
US10609819B2 (en) 2009-06-02 2020-03-31 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US9320133B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Electrical interconnect IC device socket
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US9699906B2 (en) 2009-06-02 2017-07-04 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US8789272B2 (en) 2009-06-02 2014-07-29 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor test socket
US9054097B2 (en) * 2009-06-02 2015-06-09 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US9076884B2 (en) 2009-06-02 2015-07-07 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
US9136196B2 (en) 2009-06-02 2015-09-15 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
US9184527B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Electrical connector insulator housing
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US9414500B2 (en) 2009-06-02 2016-08-09 Hsio Technologies, Llc Compliant printed flexible circuit
US9232654B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc High performance electrical circuit structure
US20120061846A1 (en) * 2009-06-02 2012-03-15 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US9277654B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Composite polymer-metal electrical contacts
US8912812B2 (en) 2009-06-02 2014-12-16 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
US9231328B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc Resilient conductive electrical interconnect
US8955216B2 (en) 2009-06-02 2015-02-17 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor package
US8803539B2 (en) 2009-06-03 2014-08-12 Hsio Technologies, Llc Compliant wafer level probe assembly
US8981568B2 (en) 2009-06-16 2015-03-17 Hsio Technologies, Llc Simulated wirebond semiconductor package
US8970031B2 (en) 2009-06-16 2015-03-03 Hsio Technologies, Llc Semiconductor die terminal
US9320144B2 (en) 2009-06-17 2016-04-19 Hsio Technologies, Llc Method of forming a semiconductor socket
US8984748B2 (en) 2009-06-29 2015-03-24 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US8981809B2 (en) 2009-06-29 2015-03-17 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US9689897B2 (en) 2010-06-03 2017-06-27 Hsio Technologies, Llc Performance enhanced semiconductor socket
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US9350124B2 (en) 2010-12-01 2016-05-24 Hsio Technologies, Llc High speed circuit assembly with integral terminal and mating bias loading electrical connector assembly
US10453789B2 (en) 2012-07-10 2019-10-22 Hsio Technologies, Llc Electrodeposited contact terminal for use as an electrical connector or semiconductor packaging substrate
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure
US10242969B2 (en) * 2013-11-12 2019-03-26 Infineon Technologies Ag Semiconductor package comprising a transistor chip module and a driver chip module and a method for fabricating the same
US20150130071A1 (en) * 2013-11-12 2015-05-14 Infineon Technologies Ag Semiconductor Package Comprising a Transistor Chip Module and a Driver Chip Module and a Method for Fabricating the Same
US9196510B2 (en) 2013-11-12 2015-11-24 Infineon Technologies Ag Semiconductor package comprising two semiconductor modules and laterally extending connectors
US9755335B2 (en) 2015-03-18 2017-09-05 Hsio Technologies, Llc Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction
US9559447B2 (en) 2015-03-18 2017-01-31 Hsio Technologies, Llc Mechanical contact retention within an electrical connector
US20170098611A1 (en) * 2015-10-05 2017-04-06 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for manufacturing an electronic component and an electronic component
US10403576B2 (en) * 2015-10-05 2019-09-03 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for manufacturing an electronic component and an electronic component

Also Published As

Publication number Publication date
US8525322B1 (en) 2013-09-03
US20090045499A1 (en) 2009-02-19
US9117684B1 (en) 2015-08-25

Similar Documents

Publication Publication Date Title
US8072058B2 (en) Semiconductor package having a plurality input/output members
US6531337B1 (en) Method of manufacturing a semiconductor structure having stacked semiconductor devices
US6759737B2 (en) Semiconductor package including stacked chips with aligned input/output pads
US5838061A (en) Semiconductor package including a semiconductor chip adhesively bonded thereto
US7691681B2 (en) Chip scale package having flip chip interconnect on die paddle
US7662672B2 (en) Manufacturing process of leadframe-based BGA packages
JP3063032B2 (en) Ball grid array type semiconductor package and method of manufacturing the same
US20090032913A1 (en) Component and assemblies with ends offset downwardly
US20100164088A1 (en) Semiconductor package, manufacturing method thereof and ic chip
KR100326822B1 (en) Semiconductor device with reduced thickness and manufacturing method thereof
US6423580B2 (en) Method for manufacturing a dual chip package
CN111987078A (en) Semiconductor device and method for manufacturing semiconductor device
US20070075415A1 (en) Semiconductor device and semiconductor device production method
US7847414B2 (en) Chip package structure
CN110739281A (en) Semiconductor package
KR100533847B1 (en) Stacked flip chip package using carrier tape
JP3847602B2 (en) Stacked semiconductor device, method for manufacturing the same, motherboard mounted with semiconductor device, and method for manufacturing motherboard mounted with semiconductor device
JP3545171B2 (en) Semiconductor device
US6541844B2 (en) Semiconductor device having substrate with die-bonding area and wire-bonding areas
JP2006066551A (en) Method for manufacturing semiconductor device
KR100362501B1 (en) Semiconductor device
KR100444175B1 (en) ball grid array of stack chip package
KR19990033212A (en) Array type semiconductor package using lead frame and manufacturing method thereof
KR20010066269A (en) semiconductor package and metod for fabricating the same
KR19990056764A (en) Ball grid array package

Legal Events

Date Code Title Description
AS Assignment

Owner name: AMKOR TECHNOLOGY, INC., ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YONG WOO;YOO, YONG SUK;REEL/FRAME:015927/0701;SIGNING DATES FROM 20040819 TO 20041008

Owner name: AMKOR TECHNOLOGY, INC., ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YONG WOO;YOO, YONG SUK;SIGNING DATES FROM 20040819 TO 20041008;REEL/FRAME:015927/0701

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: BANK OF AMERICA, N.A., TEXAS

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:029422/0178

Effective date: 20120913

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:046683/0139

Effective date: 20180713

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:054067/0135

Effective date: 20191119

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12