US8227302B2 - Semiconductor device, electronic device, and manufacturing method thereof - Google Patents

Semiconductor device, electronic device, and manufacturing method thereof Download PDF

Info

Publication number
US8227302B2
US8227302B2 US12/425,512 US42551209A US8227302B2 US 8227302 B2 US8227302 B2 US 8227302B2 US 42551209 A US42551209 A US 42551209A US 8227302 B2 US8227302 B2 US 8227302B2
Authority
US
United States
Prior art keywords
semiconductor
semiconductor layer
concentration impurity
contact
impurity regions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/425,512
Other versions
US20090267151A1 (en
Inventor
Hideto Ohnuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OHNUMA, HIDETO
Publication of US20090267151A1 publication Critical patent/US20090267151A1/en
Application granted granted Critical
Publication of US8227302B2 publication Critical patent/US8227302B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
    • H01L29/41783—Raised source or drain electrodes self aligned with the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Definitions

  • the present invention relates to a semiconductor device, a manufacturing method thereof, and an electronic device including the semiconductor device.
  • a thin film transistor is a transistor formed using a semiconductor.
  • various technologies have been examined in accordance with increasing in integration degree of thin film transistors and downsizing of semiconductor devices using a thin film transistor.
  • Non-Patent Document 1 “Raised source and drain structure of poly-Si TFTs” Electrochemical Society Proceeding).
  • a thin film transistor in which resistance of a source region and a drain region is lowered can be manufactured using a stacked portion of a semiconductor layer and a high-concentration impurity layer for the source region and the drain region.
  • Non-Patent Document 1 since a polycrystalline semiconductor layer has a large thickness of 100 nm, it is possible to perform etching with the polycrystalline semiconductor layer left using the difference in etching rate between the polycrystalline semiconductor layer and a high-concentration impurity layer.
  • the polycrystalline semiconductor layer including the channel formation region of the thin film transistor should be thinly formed to have a thickness of less than or equal to 100 nm, particularly, less than or equal to 40 nm.
  • the polycrystalline semiconductor layer has a thickness of less than or equal to 40 nm, it is difficult to perform etching with the polycrystalline semiconductor layer left as in Non-Patent Document 1, and it is extremely difficult to prevent the polycrystalline semiconductor layer from being removed regardless of the magnitude of the difference in etching rate.
  • an object to be disclosed is to provide a semiconductor device in which sheet resistance of a source region and a drain region is reduced, a short channel effect is suppressed, and a semiconductor layer is prevented from being removed.
  • a semiconductor device to be disclosed includes: a first semiconductor layer formed over an insulator; a gate insulating film formed over the first semiconductor layer; a gate electrode formed over the gate insulating film; sidewalls formed in contact with side surfaces of the gate electrode; and second semiconductor layers which are in contact with and stacked over the first semiconductor layer and which are formed to be in contact with or cover a part of the sidewalls.
  • a semiconductor device includes: a first semiconductor layer formed over an insulator; a gate insulating film formed over the first semiconductor layer; a gate electrode formed over the gate insulating film; sidewalls formed in contact with side surfaces of the gate electrode; and second semiconductor layers which are in contact with and stacked over end portions of the sidewalls extended over the first semiconductor layer and the first semiconductor layer and which are formed to be in contact with or cover at least a part of the end portions of the sidewalls.
  • the end portions of the sidewalls which are extended are a part of the sidewalls, and the second semiconductor layers are considered to cover a part of the sidewalls even when the second semiconductor layers are formed to cover the end portions.
  • the second semiconductor layers are formed to be in contact with at least a part of the sidewalls, and have a structure in which a top surface of the first semiconductor layer is prevented from being exposed between the sidewalls and the second semiconductor layers.
  • a semiconductor device is provided with a channel formation region and a source region and a drain region in a first semiconductor layer, and low-concentration impurity (also referred to as a light doped drain: LDD) regions between the channel formation region and the source region or the drain region, and high-concentration impurity regions at portions where the first semiconductor layer and the second semiconductor layers are stacked.
  • LDD light doped drain
  • a semiconductor device is provided with an insulating layer covering a top surface of the gate electrode.
  • a method for manufacturing a semiconductor device to be disclosed includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film and a gate electrode which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the gate electrode, the sidewalls, and the first semiconductor layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
  • a method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film and a gate electrode which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls which are in contact with side surfaces of the gate electrode and of which end portions are extended over the first semiconductor layer; forming a semiconductor film covering the gate electrode, the sidewalls, the end portions of the sidewalls, and the first semiconductor Layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the end portions; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
  • a method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film, a gate electrode, and an insulating layer which are formed over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the insulating layer, the sidewalls, and the first semiconductor layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
  • a method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film, a gate electrode, and an insulating layer which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the insulating layer, the sidewalls, and the first semiconductor layer; forming a negative resist covering the semiconductor film; forming a resist mask by performing light exposure from the rear surface side of the insulator to the negative resist using the gate electrode as a mask; etching the semiconductor film using the resist mask; patterning the etched semiconductor film to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor
  • a semiconductor device obtained by a manufacturing method to be disclosed is formed so that a first semiconductor layer and second semiconductor layers are stacked and the thickness of the stacked portion is larger than the thickness of a portion which is in the first semiconductor layer and overlaps with a gate electrode.
  • the second semiconductor layers are formed covering a part of sidewalls.
  • a channel formation region in a semiconductor layer which is thinned, a short channel effect can be suppressed, and S value can be reduced. Further, a source region and a drain region are formed in a stacked portion of the semiconductor layer and high-concentration impurity layers to thicken the source region and the drain region; thus, sheet resistance between the source region and the drain region can be reduced.
  • FIG. 1 is a cross-sectional view of a semiconductor device in Embodiment 1.
  • FIG. 2 is a cross-sectional view of a semiconductor device in Embodiment 2.
  • FIG. 3 is a cross-sectional view of a semiconductor device in Embodiment 1.
  • FIG. 4 is a cross-sectional view of a semiconductor device in Embodiment 1.
  • FIGS. 5A to 5D are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
  • FIGS. 6A to 6C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
  • FIGS. 7A and 7B are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
  • FIGS. 8A to 8C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 4.
  • FIGS. 9A and 9B are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 4.
  • FIGS. 10A to 10C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 5.
  • FIGS. 11A to 11C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 5.
  • FIGS. 12A to 12C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 6.
  • FIGS. 13A to 13E illustrate examples of electronic devices.
  • FIGS. 14A to 14H illustrate examples of contactless tags.
  • Embodiments 1 to 7 can be combined as appropriate. Parts with the same reference numerals in the drawings can be formed using the same materials and by the same methods unless otherwise noted.
  • Embodiment 1 an example of an element structure of a semiconductor device is described.
  • FIG. 1 is a cross-sectional view of a semiconductor device in Embodiment 1.
  • the semiconductor device illustrated in FIG. 1 includes an insulator 101 , a first semiconductor layer 102 , a gate insulating film 103 , a gate electrode 104 , sidewalls 105 , second semiconductor layers 106 , interlayer insulating films 110 , and electrodes 113 and 114 .
  • the sidewalls 105 are formed on side surfaces of the gate electrode 104 , and the second semiconductor layers 106 are formed partially covering the sidewalls 105 .
  • the first semiconductor layer 102 includes a channel formation region 107 , low-concentration impurity regions 108 , and high-concentration impurity regions 109 .
  • the thickness of the first semiconductor layer is preferably 10 nm to 40 nm.
  • the first semiconductor layer 102 may have a structure in which the low-concentration impurity regions 108 are not provided.
  • the gate electrode 104 is formed over the channel formation region 107 with the gate insulating film 103 interposed therebetween, the sidewalls 105 are formed over the low-concentration impurity regions 108 with the gate insulating film 103 interposed therebetween, and the second semiconductor layers 106 are formed over the high-concentration impurity regions 109 to be directly in contact with each other.
  • the thickness of the second semiconductor layers 106 is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
  • An impurity element imparting one conductivity is added at high concentration to the second semiconductor layers 106 and regions in the first semiconductor layer 102 , and a source region and a drain region are formed using the high-concentration impurity regions 109 and the second semiconductor layers 106 .
  • a thin film transistor in which the source region and the drain region are formed to be thicker than the channel formation region 107 and the low-concentration impurity regions 108 is manufactured.
  • the interlayer insulating films 110 are formed covering the thin film transistor, and the electrodes 113 and 114 are electrically connected to the second semiconductor layers 106 through contact holes 111 and 112 , which are formed in the interlayer insulating films 110 .
  • the thickness of the first semiconductor layer 102 is small, a short channel effect can be suppressed, and since the thicknesses of the source region and the drain region are large, sheet resistance can be reduced.
  • the second semiconductor layers 106 cover the high-concentration impurity regions 109 and parts of the sidewalls 105 , in patterning the second semiconductor layers, the first semiconductor layer 102 can be prevented from being removed by the sidewalls 105 serving as etching stoppers.
  • bottom surfaces of the sidewalls 105 are in contact with the gate insulating film 103 ; however, as in FIG. 4 , a structure in which bottom surfaces of sidewalls 401 are not in contact with a gate insulating film 402 but in contact with the low-concentration impurity regions 108 in the first semiconductor layer 102 may be employed.
  • a structure in which an insulating layer 302 is formed covering a top surface of the gate electrode 104 may be employed.
  • the insulating layer 302 covers the top surface of the gate electrode 104 , a short circuit between the gate electrode 104 and the second semiconductor layers 106 can be prevented.
  • the low-concentration impurity regions 108 are not necessarily provided; however, by providing the low-concentration impurity regions 108 , effects such as suppression of a short channel effect, improvement of switching characteristics due to reduction in off-state current, and suppression of generation of hot carriers can be obtained. Therefore, a structure in which the low-concentration impurity regions 108 are provided is preferable. Note that, in the case where the low-concentration impurity regions 108 are not provided, an impurity element may be provided at high concentration to regions corresponding to the low-concentration impurity regions.
  • Embodiment 2 an element structure of a semiconductor device, which is different from that in Embodiment 1, is described.
  • FIG. 2 is a cross-sectional view of a semiconductor device in Embodiment 2.
  • FIG. 2 parts denoted by the same reference numerals as those in FIG. 1 can be formed using the same materials and the same method as those in FIG. 1 .
  • a structure in Embodiment 2 is different from that in Embodiment 1 in that end portions 202 of a sidewall 201 are extended to be overlapped with parts of the first semiconductor layer 102 as illustrated in FIG. 2 .
  • Embodiment 1 when the second semiconductor layers 106 are formed, in the case where a resist cannot be patterned over the sidewalls 105 because of misalignment of a mask, the first semiconductor layer 102 is partially exposed. At that time, since the thickness of the first semiconductor layer 102 is extremely small, a problem arises in that the first semiconductor layer is removed while the second semiconductor layers 106 are patterned.
  • the first semiconductor layer 102 can be prevented from being removed.
  • the semiconductor device of this embodiment by providing the end portions 202 , a distance can be put between the second semiconductor layers 106 and the gate electrode 104 ; therefore, parasitic capacitance between the gate electrode 104 and the second semiconductor layers 106 can be reduced.
  • Embodiment 3 a first method for manufacturing a semiconductor device is described with reference to FIGS. 5A to 5D , FIGS. 6A to 6C , and FIGS. 7A and 7B .
  • the first semiconductor layer 102 is formed over the insulator 101 .
  • the insulator may be an insulating substrate or may be a base insulating film having a single-layer structure or a stacked-layer structure, which is provided over a substrate ( FIG. 5A ).
  • a glass substrate As the insulating substrate, a glass substrate, a quartz substrate, a resin substrate, or the like can be used.
  • the base insulating film As the base insulating film, a single-layer film or a stacked-layer film of a silicon oxide film, a silicon nitride film, a silicon nitride oxide film in which nitrogen concentration is higher than oxygen concentration, a silicon oxynitride film in which oxygen concentration is higher than nitrogen concentration, a resin film, or the like can be used.
  • the insulator 101 is formed with the base insulating film provided over a semiconductor substrate, a glass substrate, a quartz substrate, a resin substrate, or the like.
  • the first semiconductor layer 102 is formed by patterning an amorphous semiconductor film, a polycrystalline (microcrystalline is included) semiconductor film, or a single crystal semiconductor film which is formed with silicon, silicon germanium, or the like using a known method such as a CVD method or a sputtering method. Note that the first semiconductor layer 102 may include an impurity element imparting n-type or p-type conductivity.
  • a crystalline semiconductor having high crystallinity may be formed by performing crystallization with heat or irradiation with light (laser, infrared rays, or the like).
  • an SOI layer which is formed by a SIMOX method, a bonding method, or the like may be used.
  • the thickness of the first semiconductor layer 102 is preferably 10 nm to 40 nm in order to suppress adverse effects of a short channel effect on electrical characteristics of a completed thin film transistor.
  • an insulating film 501 which is to be a gate insulating film and has a single-layer structure or a stacked-layer structure is formed over the first semiconductor layer 102 , and then a conductive film (not illustrated) which is to be a gate electrode is formed thereover. Then, the conductive film is patterned to form the gate electrode 104 over the first semiconductor layer 102 with the insulating film 501 interposed therebetween ( FIG. 5B ).
  • an impurity element imparting one conductivity is added to the first semiconductor layer 102 using the gate electrode 104 as a mask, and the channel formation region 107 is formed at a portion in the first semiconductor layer 102 where is overlapped with the gate electrode 104 .
  • the impurity element which is added may be either an element imparting p-type conductivity or an element imparting n-type conductivity. In the case where a structure in which an LDD region is not provided in a completed thin film transistor is employed, the impurity element may not be added or the impurity element may be added at high concentration ( FIG. 5B ).
  • impurity element imparting n-type conductivity phosphorus, arsenic, or the like can be used.
  • impurity element imparting p-type conductivity boron or the like can be used.
  • the impurity element can be added by ion doping, ion implantation, laser doping, a thermal diffusion method, or the like.
  • CMOS structure in which both an n-type thin film transistor and a p-type thin film transistor are formed.
  • the impurity element is added in a state where the insulating film 501 which is to be a gate insulating film is formed, through the insulating film 501 ; however, the impurity element may be added in a state where the first semiconductor layer 102 is exposed after the insulating film 501 is etched using the gate electrode 104 as a mask to form a gate insulating film.
  • the impurity element may be added in a state where the first semiconductor layer 102 is exposed after the insulating film 501 is etched using the gate electrode 104 as a mask to form a gate insulating film.
  • the impurity element may be added in a state where the first semiconductor layer 102 is exposed after the insulating film 501 is etched using the gate electrode 104 as a mask to form a gate insulating film.
  • the impurity element may be added in a state where the first semiconductor layer 102 is exposed after the insulating film 501 is etched using the gate electrode 104 as a mask to form a gate
  • a silicon nitride film, a silicon oxide film, a silicon nitride oxide film in which nitrogen concentration is higher than oxygen concentration, a silicon oxynitride film in which oxygen concentration is higher than nitrogen concentration, or the like can be used as the insulating film 502 which is to be sidewalls.
  • the thickness of the insulating film 502 is preferably 100 nm to 1 ⁇ m.
  • a step is formed due to the influence of a step of the gate electrode 104 .
  • the insulating films 502 and 501 are etched to form the sidewalls 105 which cover side surfaces of the gate electrode 104 .
  • the number of process steps can be reduced as compared to the case of using a mask ( FIG. 5D ).
  • the insulating film 501 which is to be a gate insulating film as well as the insulating film 502 which is stacked thereover and which is to be sidewalls.
  • the gate insulating film 103 is formed.
  • the gate insulating film may be formed by etching the insulating film 501 using the gate electrode as a mask in a previous process step.
  • a semiconductor film 601 which is to be second semiconductor layers is formed covering the sidewalls 105 , the first semiconductor layer 102 , and the insulator 101 ( FIG. 6A ).
  • the thickness of the semiconductor film 601 should be so large that sheet resistance of portions to be a source region and a drain region can be reduced, and is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
  • the semiconductor film 601 an amorphous semiconductor film, a polycrystalline (microcrystalline is included) semiconductor film, or a single crystal semiconductor film which is formed with silicon, silicon germanium, or the like using a known method such as a CVD method or a sputtering method is used.
  • the semiconductor film 601 may include an impurity element imparting n-type or p-type conductivity to control a threshold value.
  • a crystalline semiconductor having high crystallinity may be formed by performing crystallization with heat or irradiation with light (laser, infrared rays, or the like).
  • the semiconductor film 601 is etched using a resist mask 602 so that the semiconductor film 601 is divided over the sidewalls 105 , and end portions of the semiconductor film 601 are etched so that they are stacked over the first semiconductor layer 102 .
  • two second semiconductor layers 603 which are in contact with the first semiconductor layer 102 are formed.
  • the semiconductor film 601 should be divided so that the gate electrode 104 and the second semiconductor layers 603 are not in contact with each other ( FIGS. 6B and 6C ).
  • the two second semiconductor layers 603 should be formed partially covering the sidewalls 105 as illustrated in FIG. 6C . Since the sidewalls 105 are partially covered, the sidewalls 105 function as etching stoppers in patterning the second semiconductor layers 603 ; therefore, a top surface of the first semiconductor layer 102 is not exposed between the sidewalls 105 and the second semiconductor layers 603 . Thus, the first semiconductor layer 102 can be prevented from being removed in the patterning.
  • an impurity element imparting the one conductivity is added to the second semiconductor layers 603 and a portion where the first semiconductor layer 102 and the second semiconductor layers 603 are stacked to form high-concentration impurity regions 701 and 704 , and low-concentration impurity regions 702 are formed between the high-concentration impurity regions and the channel formation region ( FIG. 7A ).
  • the impurity element may be added so that the low-concentration impurity regions remain at lower portions in regions which are in the first semiconductor layer 102 and overlapped with the second semiconductor layers 603 (corresponding to regions 704 shown in FIG. 7A ) to form lamination of the low-concentration impurity regions and the high-concentration impurity regions in the first semiconductor layer 102 .
  • the low-concentration impurity regions are also formed at lower portions in the regions which are in the first semiconductor layer 102 and overlapped with the second semiconductor layers 603 . With functions of these low-concentration impurity regions, leakage current of a transistor can be reduced.
  • the impurity element which is added here may be either an element imparting p-type conductivity or an element imparting n-type conductivity; however, an element imparting the same conductivity as conductivity of the low-concentration impurity regions 702 should be added. Further, addition is performed so that an impurity concentration of the high-concentration impurity regions 701 is higher than that of the low-concentration impurity regions 702 .
  • the impurity element is added after the second semiconductor layers 603 are formed; however, a process may be employed in which addition is performed at the stage where the semiconductor film 601 is formed ( FIG. 6A ) to form the high-concentration impurity regions and then patterning is performed to form the second semiconductor layers 603 .
  • impurity element imparting n-type conductivity phosphorus, arsenic, or the like can be used.
  • impurity element imparting p-type conductivity boron or the like can be used.
  • the impurity element can be added by ion doping, ion implantation, laser doping, a thermal diffusion method, or the like.
  • the impurity element which is added is activated with heat or irradiation with light (with laser, infrared rays, or the like).
  • the high-concentration impurity regions 701 and 704 which are formed function as a source region and a drain region of a thin film transistor.
  • the interlayer insulating films 110 which have a single-layer structure or a stacked-layer structure are formed. Then, the electrodes 113 and 114 are electrically connected to the high-concentration impurity regions 701 and 704 through the contact holes 111 and 112 , which are provided in the interlayer insulating films 110 ( FIG. 7B ).
  • a structure may be employed in which regions comprising metal silicide are formed over the high-concentration impurity regions 701 and the electrodes 113 and 114 are electrically connected to the regions comprising metal silicide in order to reduce sheet resistance of the source region and the drain region.
  • a semiconductor device is manufactured using the first method.
  • Embodiment 4 a second method for manufacturing a semiconductor device is described with reference to FIGS. 8A to 8C and FIGS. 9A and 9B .
  • the insulator 101 , the first semiconductor layer 102 , the insulating film 501 which is to be a gate insulating film, and a conductive film 801 which is to be a gate electrode are formed in this order.
  • an insulating film 802 is formed over the conductive film 801 which is to be a gate electrode ( FIG. 8A ).
  • the insulating film 501 , the conductive film 801 , and the insulating film 802 are etched using a mask (not illustrated) to form a gate insulating film 803 , a gate electrode 804 , and an insulating layer 805 covering a top surface of the gate electrode 804 ( FIG. 8B ).
  • the impurity element is added at low concentration as in Embodiment 3. Addition may be performed at this stage or performed through the insulating film 501 after only the gate electrode 804 and the insulating layer 805 which is on a top surface of the gate electrode 804 are etched without etching the insulating film 501 . In the case where the impurity element is added through the insulating film, in forming sidewalls in a later process step, it is desirable that the insulating film 501 is etched to form a gate insulating film. Note that, in the case where an LDD region is not formed, an impurity element may be added at high concentration.
  • an insulating film 806 which is to be sidewalls is formed ( FIG. 8C ).
  • the insulating layer 805 serves as an etching stopper in etching back, the top surface of the gate electrode 804 can be prevented from being exposed and damaged. Therefore, the insulating layer 805 is preferably formed using a material of which the etching rate with respect to that of the sidewalls is low. In the case where the gate insulating film is formed at this stage, the insulating layer 805 is preferably formed using a material of which the etching rate with respect to that of the gate insulating film is also low ( FIG. 9A ).
  • a semiconductor film (not illustrated) which covers the sidewalls 901 , the first semiconductor layer 102 , and the insulator 101 and which is to be second semiconductor layers is formed. Then, the semiconductor film is patterned to form two second semiconductor layers 902 which are in contact with the first semiconductor layer 102 .
  • the second semiconductor layers 902 should be formed partially covering the sidewalls 901 , and since the sidewalls 901 are partially covered, the top surface of the first semiconductor layer 102 can be prevented from being exposed between the sidewalls 901 and the second semiconductor layers 902 and being removed in patterning the second semiconductor layers 902 ( FIG. 9B ).
  • the insulating layer 805 is formed on the top surface of the gate electrode 804 , even when the second semiconductor layers 902 are formed at positions which overlap with the gate electrode 804 , a short circuit between the second semiconductor layers 902 and the gate electrode 804 can be prevented.
  • Formation of the high-concentration impurity regions and subsequent process steps are similar to those in Embodiment 3 (process steps after FIG. 7A ); therefore, a description thereof is omitted.
  • Embodiment 5 a third method for manufacturing a semiconductor device is described with reference to FIGS. 10A to 10C and FIGS. 11A to 11C .
  • a resist mask 1001 is formed covering the gate electrode 104 ( FIG. 10A ).
  • the insulating film 502 is etched using the resist mask 1001 , and a sidewall 1002 and end portions 1003 of the sidewall 1002 which extend over the first semiconductor layer 102 are formed.
  • the end portions 1003 have widths 1004 ( FIG. 10B ).
  • the gate insulating film 103 may be formed at this stage or at the same time as formation of the gate electrode 104 .
  • the resist mask 1001 is removed, and a semiconductor film 1005 which covers the sidewall 1002 , the end portions 1003 , the first semiconductor layer 102 , and the insulator 101 and which is to be second semiconductor layers is formed ( FIG. 10C ).
  • the thickness of the semiconductor film 1005 should be so large that sheet resistance of portions to be a source region and a drain region can be reduced, and the thickness is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
  • the semiconductor film 1005 is etched using the resist mask 1101 to expose the sidewall 1002 and to form two second semiconductor layers 1102 which cover at least a part of the end portions 1003 and are in contact with and stacked over the first semiconductor layer 102 ( FIGS. 11A and 11B ).
  • the second semiconductor layers 1102 should be formed covering at least a part of the end portions 1003 .
  • the end portions 1003 serve as etching stoppers, and the top surface of the first semiconductor layer 102 is not exposed between the end portions 1003 of the sidewall and the second semiconductor layers 1102 in patterning the second semiconductor layers 1102 . Therefore, the first semiconductor layer 102 can be prevented from being removed in the patterning.
  • end portions of the second semiconductor layers 1102 and end portions of the first semiconductor layer 102 do not have to be aligned with each other.
  • the impurity element imparts one conductivity
  • high-concentration impurity regions 1103 are formed at portions where the first semiconductor layer 102 and the second semiconductor layers 1102 overlap with each other, and low-concentration impurity regions 1104 are formed.
  • the impurity element is added which imparts the same conductivity as the conductivity of the low-concentration impurity regions 1104 and has higher concentration than the low-concentration impurity regions 1104 .
  • the impurity element is added to the first semiconductor layer 102 through the end portions 1003 ; thus, portions which are in the first semiconductor layer 102 and overlap with the end portions 1003 also serve as the high-concentration impurity regions 1103 ( FIG. 11C ).
  • the end portions 1003 serve as masks in the addition of the impurity element; therefore, the low-concentration impurity regions 1104 can also be formed at portions which are in the first semiconductor layer 102 and overlap with the end portions 1003 .
  • the thickness of the end portions 1003 or conditions for addition of an impurity element is controlled so that a part of the impurity element passes through the end portions 1003 ; thus, impurity regions whose impurity concentration is higher than that of the low-concentration impurity regions and lower than that of the high-concentration impurity regions can be formed at portions which are in the first semiconductor layer 102 and between the low-concentration impurity regions 1104 and the high-concentration impurity regions 1103 and which overlap with the end portions 11003 .
  • the impurity element may be added so that the low-concentration impurity regions remain at portions which are in the first semiconductor layer 102 and overlap with the semiconductor layers 1102 , and a staked-layer structure of the low-concentration impurity regions and the high-concentration impurity regions may be formed in the first semiconductor layer 102 .
  • the impurity element is added after the second semiconductor layers 1102 are formed, a process may be employed in which the impurity element is added at the stage where the semiconductor film 1005 is formed ( FIG. 10C ) to form the high-concentration impurity regions and then the second semiconductor layers 1102 are formed.
  • the impurity element which is added is activated with heat or irradiation with light (with laser, infrared rays, or the like).
  • the high-concentration impurity regions 1103 which are formed function as a source region and a drain region of a thin film transistor.
  • the interlayer insulating films 110 having a single-layer structure or a stacked-layer structure are formed.
  • the electrodes 113 and 114 are electrically connected to the high-concentration impurity regions 1103 through the contact holes 111 and 112 , which are provided in the interlayer insulating films 110 ( FIG. 11C ).
  • a structure may be employed in which regions comprising metal silicide are formed over the high-concentration impurity regions 1103 and the electrodes 113 and 114 are electrically connected to the regions comprising metal silicide in order to reduce resistance of the source region and the drain region.
  • Embodiment 6 a fourth method for manufacturing a semiconductor device is described with reference to FIGS. 12A to 12C .
  • a negative resist is formed over the semiconductor film 1201 , and light exposure (backside light exposure) is carried out from the insulator 101 side to the negative resist. Then, development is carried out to process the negative resist into a desired shape ( FIG. 12A ).
  • the gate electrode 104 can be used as a mask; therefore, it is not necessary to use a new mask, and it is possible to achieve reductions in the number of process steps and cost.
  • the semiconductor film 1201 is etched using resist masks 1202 which are processed so that the semiconductor film 1201 is divided over the sidewalls 901 ( FIG. 12B ).
  • end portions of the semiconductor film 1201 are etched to form two second semiconductor layers 1203 which are stacked over the first semiconductor layer 102 ( FIG. 12C ).
  • the second semiconductor layers 1203 are formed using as a mask a resist which is formed by backside light exposure using the gate electrode 104 as a mask. Therefore, the second semiconductor layers 1203 can be formed so as to overlap parts of the sidewalls 901 . As a result, as in Embodiment 3, the first semiconductor layer 102 can be prevented from being removed.
  • a semiconductor device which is disclosed can be applied to a pixel portion, a driver circuit portion, or the like of a display device provided with an organic light emitting element, an inorganic light emitting element, a liquid crystal element, or the like.
  • an electronic device provided with a memory medium such as a digital camera, a car navigation system, a notebook personal computers a game machine, a portable information terminal (e.g., a portable telephone or a portable game machine), or a home game machine, can be manufactured using the semiconductor device which is disclosed.
  • the semiconductor device which is disclosed can be applied to an integrated circuit of a CPU (a central processing unit) or the like.
  • FIG. 13A shows a portable information terminal.
  • FIG. 13B shows a digital camera.
  • FIG. 13C shows a portable telephone.
  • FIG. 13D shows a car navigation system.
  • FIG. 13E shows a notebook personal computer.
  • the semiconductor device which is disclosed can be applied to an integrated circuit incorporated in main bodies 1301 , 1302 , 1303 , 1304 , and 1305 , or display portions 1311 , 1312 , 1313 , 1314 , and 1315 of the devices.
  • the first, second, third, or fourth method In manufacturing a display device, it is preferable to employ the first, second, third, or fourth method and use a glass substrate which is inexpensive and does not have a limit on the size of the substrate.
  • the semiconductor device which is disclosed can be applied to a device which enables non-contact input and output of data.
  • the device capable of inputting and outputting data without contact is also referred to as an RFID tag, an ID tag, an IC tag, an IC chip, an RF tag, a wireless tag, an electronic tag, or a wireless chip They are generically called non-contact tags (non-contact chips).
  • the semiconductor device which is disclosed can be applied to non-contact tags 1400 , 1401 , 1402 , 1403 , 1404 , 1405 , 1406 , and 1407 in FIGS. 14A to 14H .

Abstract

To provide a semiconductor device in which resistance of a source region and a drain region of a thin film transistor is reduced and a short channel effect is suppressed, and a manufacturing method thereof. The semiconductor device includes a gate electrode which is formed over a first semiconductor layer with a gate insulating film interposed therebetween; sidewalls which are formed on side surfaces of the gate electrode; and second semiconductor layers which are in contact with and stacked over end portions of the sidewalls and the first semiconductor layer, wherein the second semiconductor layers cover at least a part of the end portions of the sidewalls.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, a manufacturing method thereof, and an electronic device including the semiconductor device.
2. Description of the Related Art
A thin film transistor (TFT) is a transistor formed using a semiconductor. In recent years, in order to improve performance of a semiconductor device, various technologies have been examined in accordance with increasing in integration degree of thin film transistors and downsizing of semiconductor devices using a thin film transistor.
With downsizing of semiconductor devices, parasitic resistance between a source region and a drain region of a thin film transistor cannot be ignored, and sheet resistance is increased.
When the sheet resistance of the source region and the drain region is increased, a problem arises in that current drive capability is deteriorated in a semiconductor device which is manufactured.
In order to solve the forgoing problem, with respect to a thin film transistor, a technique has been developed in which a high-concentration impurity layer is stacked over a semiconductor layer and only the high-concentration impurity layer is etched not to promote etching of a lower semiconductor layer using difference in etching rate between the two layers in dry etching (Non-Patent Document 1: “Raised source and drain structure of poly-Si TFTs” Electrochemical Society Proceeding).
By using this technique, a thin film transistor in which resistance of a source region and a drain region is lowered can be manufactured using a stacked portion of a semiconductor layer and a high-concentration impurity layer for the source region and the drain region.
SUMMARY OF THE INVENTION
In Non-Patent Document 1, since a polycrystalline semiconductor layer has a large thickness of 100 nm, it is possible to perform etching with the polycrystalline semiconductor layer left using the difference in etching rate between the polycrystalline semiconductor layer and a high-concentration impurity layer.
However, when a channel length (the length of a channel formation region in a direction in which carriers flow) of a thin film transistor is reduced in accordance with downsizing of semiconductor devices, leakage current increases and the subthreshold swing (S value) of the thin film transistor increases (a short channel effect). That is, switching characteristics of the thin film transistor are deteriorated.
In order to suppress a short channel effect the polycrystalline semiconductor layer including the channel formation region of the thin film transistor should be thinly formed to have a thickness of less than or equal to 100 nm, particularly, less than or equal to 40 nm.
When the polycrystalline semiconductor layer has a thickness of less than or equal to 40 nm, it is difficult to perform etching with the polycrystalline semiconductor layer left as in Non-Patent Document 1, and it is extremely difficult to prevent the polycrystalline semiconductor layer from being removed regardless of the magnitude of the difference in etching rate.
In view of the foregoing, an object to be disclosed is to provide a semiconductor device in which sheet resistance of a source region and a drain region is reduced, a short channel effect is suppressed, and a semiconductor layer is prevented from being removed.
A semiconductor device to be disclosed includes: a first semiconductor layer formed over an insulator; a gate insulating film formed over the first semiconductor layer; a gate electrode formed over the gate insulating film; sidewalls formed in contact with side surfaces of the gate electrode; and second semiconductor layers which are in contact with and stacked over the first semiconductor layer and which are formed to be in contact with or cover a part of the sidewalls.
A semiconductor device includes: a first semiconductor layer formed over an insulator; a gate insulating film formed over the first semiconductor layer; a gate electrode formed over the gate insulating film; sidewalls formed in contact with side surfaces of the gate electrode; and second semiconductor layers which are in contact with and stacked over end portions of the sidewalls extended over the first semiconductor layer and the first semiconductor layer and which are formed to be in contact with or cover at least a part of the end portions of the sidewalls.
Here, the end portions of the sidewalls which are extended are a part of the sidewalls, and the second semiconductor layers are considered to cover a part of the sidewalls even when the second semiconductor layers are formed to cover the end portions.
Here, the second semiconductor layers are formed to be in contact with at least a part of the sidewalls, and have a structure in which a top surface of the first semiconductor layer is prevented from being exposed between the sidewalls and the second semiconductor layers.
A semiconductor device is provided with a channel formation region and a source region and a drain region in a first semiconductor layer, and low-concentration impurity (also referred to as a light doped drain: LDD) regions between the channel formation region and the source region or the drain region, and high-concentration impurity regions at portions where the first semiconductor layer and the second semiconductor layers are stacked.
A semiconductor device is provided with an insulating layer covering a top surface of the gate electrode.
A method for manufacturing a semiconductor device to be disclosed includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film and a gate electrode which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the gate electrode, the sidewalls, and the first semiconductor layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
A method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film and a gate electrode which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls which are in contact with side surfaces of the gate electrode and of which end portions are extended over the first semiconductor layer; forming a semiconductor film covering the gate electrode, the sidewalls, the end portions of the sidewalls, and the first semiconductor Layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the end portions; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
A method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film, a gate electrode, and an insulating layer which are formed over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the insulating layer, the sidewalls, and the first semiconductor layer; etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
A method for manufacturing a semiconductor device includes the steps of: forming a first semiconductor layer over an insulator; forming a gate insulating film, a gate electrode, and an insulating layer which are stacked over the first semiconductor layer in this order; adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions; forming sidewalls on side surfaces of the gate electrode; forming a semiconductor film covering the insulating layer, the sidewalls, and the first semiconductor layer; forming a negative resist covering the semiconductor film; forming a resist mask by performing light exposure from the rear surface side of the insulator to the negative resist using the gate electrode as a mask; etching the semiconductor film using the resist mask; patterning the etched semiconductor film to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the sidewalls; and adding an impurity element imparting the one conductivity to the two second semiconductor layers to form high-concentration impurity regions.
That is, a semiconductor device obtained by a manufacturing method to be disclosed is formed so that a first semiconductor layer and second semiconductor layers are stacked and the thickness of the stacked portion is larger than the thickness of a portion which is in the first semiconductor layer and overlaps with a gate electrode.
Further, the second semiconductor layers are formed covering a part of sidewalls.
By forming a channel formation region in a semiconductor layer which is thinned, a short channel effect can be suppressed, and S value can be reduced. Further, a source region and a drain region are formed in a stacked portion of the semiconductor layer and high-concentration impurity layers to thicken the source region and the drain region; thus, sheet resistance between the source region and the drain region can be reduced.
By employing a structure in which a part of sidewalls formed on side surfaces of the gate electrode and the high-concentration impurity layers overlap with each other, a semiconductor device in which the semiconductor layer is prevented from being removed can be provided.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a semiconductor device in Embodiment 1.
FIG. 2 is a cross-sectional view of a semiconductor device in Embodiment 2.
FIG. 3 is a cross-sectional view of a semiconductor device in Embodiment 1.
FIG. 4 is a cross-sectional view of a semiconductor device in Embodiment 1.
FIGS. 5A to 5D are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
FIGS. 6A to 6C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
FIGS. 7A and 7B are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 3.
FIGS. 8A to 8C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 4.
FIGS. 9A and 9B are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 4.
FIGS. 10A to 10C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 5.
FIGS. 11A to 11C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 5.
FIGS. 12A to 12C are cross-sectional views illustrating a method for manufacturing a semiconductor device in Embodiment 6.
FIGS. 13A to 13E illustrate examples of electronic devices.
FIGS. 14A to 14H illustrate examples of contactless tags.
 DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments will be described with reference to the drawings. However, the present invention can be carried out in many different modes, and it is easily understood by those skilled in the art that the modes and details can be changed in various ways without departing from the spirit and scope of the present invention. Therefore, the present invention is not interpreted as being limited to the following description of the embodiments.
The following Embodiments 1 to 7 can be combined as appropriate. Parts with the same reference numerals in the drawings can be formed using the same materials and by the same methods unless otherwise noted.
Embodiment 1
In Embodiment 1, an example of an element structure of a semiconductor device is described.
FIG. 1 is a cross-sectional view of a semiconductor device in Embodiment 1.
The semiconductor device illustrated in FIG. 1 includes an insulator 101, a first semiconductor layer 102, a gate insulating film 103, a gate electrode 104, sidewalls 105, second semiconductor layers 106, interlayer insulating films 110, and electrodes 113 and 114.
The sidewalls 105 are formed on side surfaces of the gate electrode 104, and the second semiconductor layers 106 are formed partially covering the sidewalls 105.
The first semiconductor layer 102 includes a channel formation region 107, low-concentration impurity regions 108, and high-concentration impurity regions 109. The thickness of the first semiconductor layer is preferably 10 nm to 40 nm. The first semiconductor layer 102 may have a structure in which the low-concentration impurity regions 108 are not provided.
The gate electrode 104 is formed over the channel formation region 107 with the gate insulating film 103 interposed therebetween, the sidewalls 105 are formed over the low-concentration impurity regions 108 with the gate insulating film 103 interposed therebetween, and the second semiconductor layers 106 are formed over the high-concentration impurity regions 109 to be directly in contact with each other. The thickness of the second semiconductor layers 106 is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
An impurity element imparting one conductivity is added at high concentration to the second semiconductor layers 106 and regions in the first semiconductor layer 102, and a source region and a drain region are formed using the high-concentration impurity regions 109 and the second semiconductor layers 106.
That is, a thin film transistor in which the source region and the drain region are formed to be thicker than the channel formation region 107 and the low-concentration impurity regions 108 is manufactured.
Further, the interlayer insulating films 110 are formed covering the thin film transistor, and the electrodes 113 and 114 are electrically connected to the second semiconductor layers 106 through contact holes 111 and 112, which are formed in the interlayer insulating films 110.
Therefore, in a semiconductor device of this embodiment, since the thickness of the first semiconductor layer 102 is small, a short channel effect can be suppressed, and since the thicknesses of the source region and the drain region are large, sheet resistance can be reduced.
Furthermore, since the second semiconductor layers 106 cover the high-concentration impurity regions 109 and parts of the sidewalls 105, in patterning the second semiconductor layers, the first semiconductor layer 102 can be prevented from being removed by the sidewalls 105 serving as etching stoppers.
Note that, in FIG. 1, bottom surfaces of the sidewalls 105 are in contact with the gate insulating film 103; however, as in FIG. 4, a structure in which bottom surfaces of sidewalls 401 are not in contact with a gate insulating film 402 but in contact with the low-concentration impurity regions 108 in the first semiconductor layer 102 may be employed.
Further, as in FIG. 3, a structure in which an insulating layer 302 is formed covering a top surface of the gate electrode 104 may be employed.
As in FIG. 3, since the insulating layer 302 covers the top surface of the gate electrode 104, a short circuit between the gate electrode 104 and the second semiconductor layers 106 can be prevented.
The low-concentration impurity regions 108 are not necessarily provided; however, by providing the low-concentration impurity regions 108, effects such as suppression of a short channel effect, improvement of switching characteristics due to reduction in off-state current, and suppression of generation of hot carriers can be obtained. Therefore, a structure in which the low-concentration impurity regions 108 are provided is preferable. Note that, in the case where the low-concentration impurity regions 108 are not provided, an impurity element may be provided at high concentration to regions corresponding to the low-concentration impurity regions.
Embodiment 2
In Embodiment 2, an element structure of a semiconductor device, which is different from that in Embodiment 1, is described.
FIG. 2 is a cross-sectional view of a semiconductor device in Embodiment 2.
In FIG. 2, parts denoted by the same reference numerals as those in FIG. 1 can be formed using the same materials and the same method as those in FIG. 1.
A structure in Embodiment 2 is different from that in Embodiment 1 in that end portions 202 of a sidewall 201 are extended to be overlapped with parts of the first semiconductor layer 102 as illustrated in FIG. 2.
In Embodiment 1 (see FIG. 1), when the second semiconductor layers 106 are formed, in the case where a resist cannot be patterned over the sidewalls 105 because of misalignment of a mask, the first semiconductor layer 102 is partially exposed. At that time, since the thickness of the first semiconductor layer 102 is extremely small, a problem arises in that the first semiconductor layer is removed while the second semiconductor layers 106 are patterned.
Thus, with the element structure in FIG. 2, even when the second semiconductor layers 106 cannot be formed over the sidewall 201 because of misalignment of a mask, by providing a margin of the misalignment of the mask which corresponds to a width 203 of the end portions 202 of the sidewall 201, the first semiconductor layer 102 can be prevented from being removed.
Further, in the semiconductor device of this embodiment, by providing the end portions 202, a distance can be put between the second semiconductor layers 106 and the gate electrode 104; therefore, parasitic capacitance between the gate electrode 104 and the second semiconductor layers 106 can be reduced.
Embodiment 3
In Embodiment 3, a first method for manufacturing a semiconductor device is described with reference to FIGS. 5A to 5D, FIGS. 6A to 6C, and FIGS. 7A and 7B.
The first semiconductor layer 102 is formed over the insulator 101. The insulator may be an insulating substrate or may be a base insulating film having a single-layer structure or a stacked-layer structure, which is provided over a substrate (FIG. 5A).
As the insulating substrate, a glass substrate, a quartz substrate, a resin substrate, or the like can be used.
As the base insulating film, a single-layer film or a stacked-layer film of a silicon oxide film, a silicon nitride film, a silicon nitride oxide film in which nitrogen concentration is higher than oxygen concentration, a silicon oxynitride film in which oxygen concentration is higher than nitrogen concentration, a resin film, or the like can be used. The insulator 101 is formed with the base insulating film provided over a semiconductor substrate, a glass substrate, a quartz substrate, a resin substrate, or the like.
The first semiconductor layer 102 is formed by patterning an amorphous semiconductor film, a polycrystalline (microcrystalline is included) semiconductor film, or a single crystal semiconductor film which is formed with silicon, silicon germanium, or the like using a known method such as a CVD method or a sputtering method. Note that the first semiconductor layer 102 may include an impurity element imparting n-type or p-type conductivity.
Further, a crystalline semiconductor having high crystallinity may be formed by performing crystallization with heat or irradiation with light (laser, infrared rays, or the like).
Furthermore, an SOI layer which is formed by a SIMOX method, a bonding method, or the like may be used.
The thickness of the first semiconductor layer 102 is preferably 10 nm to 40 nm in order to suppress adverse effects of a short channel effect on electrical characteristics of a completed thin film transistor.
Next, an insulating film 501 which is to be a gate insulating film and has a single-layer structure or a stacked-layer structure is formed over the first semiconductor layer 102, and then a conductive film (not illustrated) which is to be a gate electrode is formed thereover. Then, the conductive film is patterned to form the gate electrode 104 over the first semiconductor layer 102 with the insulating film 501 interposed therebetween (FIG. 5B).
Further an impurity element imparting one conductivity is added to the first semiconductor layer 102 using the gate electrode 104 as a mask, and the channel formation region 107 is formed at a portion in the first semiconductor layer 102 where is overlapped with the gate electrode 104. The impurity element which is added may be either an element imparting p-type conductivity or an element imparting n-type conductivity. In the case where a structure in which an LDD region is not provided in a completed thin film transistor is employed, the impurity element may not be added or the impurity element may be added at high concentration (FIG. 5B).
As the impurity element imparting n-type conductivity, phosphorus, arsenic, or the like can be used. As the impurity element imparting p-type conductivity, boron or the like can be used. The impurity element can be added by ion doping, ion implantation, laser doping, a thermal diffusion method, or the like.
Although an example showing only one element is described for convenience in this embodiment, it is preferable to form a plurality of elements in a plane and employ a CMOS structure in which both an n-type thin film transistor and a p-type thin film transistor are formed.
Note that, in this embodiment the impurity element is added in a state where the insulating film 501 which is to be a gate insulating film is formed, through the insulating film 501; however, the impurity element may be added in a state where the first semiconductor layer 102 is exposed after the insulating film 501 is etched using the gate electrode 104 as a mask to form a gate insulating film. In the case of doping through the insulating film 501, since the insulating film 501 covers the first semiconductor layer 102, damage of the first semiconductor layer 102 due to doping can be reduced.
Subsequently, an insulating film 502 having a single-layer structure or a stacked-layer structure, which covers the gate electrode 104 and is to be sidewalls, is formed (FIG. 5C).
As the insulating film 502 which is to be sidewalls, a silicon nitride film, a silicon oxide film, a silicon nitride oxide film in which nitrogen concentration is higher than oxygen concentration, a silicon oxynitride film in which oxygen concentration is higher than nitrogen concentration, or the like can be used. The thickness of the insulating film 502 is preferably 100 nm to 1 μm.
When the insulating film 502 is formed, a step is formed due to the influence of a step of the gate electrode 104.
Then, the insulating films 502 and 501 are etched to form the sidewalls 105 which cover side surfaces of the gate electrode 104. By employing an etch back method to form the sidewalls 105, the number of process steps can be reduced as compared to the case of using a mask (FIG. 5D).
When the sidewalls 105 are formed, it is preferable to etch the insulating film 501 which is to be a gate insulating film as well as the insulating film 502 which is stacked thereover and which is to be sidewalls. At this stage, a surface of the first semiconductor layer 102 is exposed, and the gate insulating film 103 is formed. As described above, the gate insulating film may be formed by etching the insulating film 501 using the gate electrode as a mask in a previous process step.
Then, a semiconductor film 601 which is to be second semiconductor layers is formed covering the sidewalls 105, the first semiconductor layer 102, and the insulator 101 (FIG. 6A).
The thickness of the semiconductor film 601 should be so large that sheet resistance of portions to be a source region and a drain region can be reduced, and is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
As the semiconductor film 601, an amorphous semiconductor film, a polycrystalline (microcrystalline is included) semiconductor film, or a single crystal semiconductor film which is formed with silicon, silicon germanium, or the like using a known method such as a CVD method or a sputtering method is used. Note that the semiconductor film 601 may include an impurity element imparting n-type or p-type conductivity to control a threshold value.
Further, a crystalline semiconductor having high crystallinity may be formed by performing crystallization with heat or irradiation with light (laser, infrared rays, or the like).
Then, the semiconductor film 601 is etched using a resist mask 602 so that the semiconductor film 601 is divided over the sidewalls 105, and end portions of the semiconductor film 601 are etched so that they are stacked over the first semiconductor layer 102. Thus, two second semiconductor layers 603 which are in contact with the first semiconductor layer 102 are formed. The semiconductor film 601 should be divided so that the gate electrode 104 and the second semiconductor layers 603 are not in contact with each other (FIGS. 6B and 6C).
Here, the two second semiconductor layers 603 should be formed partially covering the sidewalls 105 as illustrated in FIG. 6C. Since the sidewalls 105 are partially covered, the sidewalls 105 function as etching stoppers in patterning the second semiconductor layers 603; therefore, a top surface of the first semiconductor layer 102 is not exposed between the sidewalls 105 and the second semiconductor layers 603. Thus, the first semiconductor layer 102 can be prevented from being removed in the patterning.
Then, an impurity element imparting the one conductivity is added to the second semiconductor layers 603 and a portion where the first semiconductor layer 102 and the second semiconductor layers 603 are stacked to form high- concentration impurity regions 701 and 704, and low-concentration impurity regions 702 are formed between the high-concentration impurity regions and the channel formation region (FIG. 7A).
In this process, the impurity element may be added so that the low-concentration impurity regions remain at lower portions in regions which are in the first semiconductor layer 102 and overlapped with the second semiconductor layers 603 (corresponding to regions 704 shown in FIG. 7A) to form lamination of the low-concentration impurity regions and the high-concentration impurity regions in the first semiconductor layer 102. In this case, the low-concentration impurity regions are also formed at lower portions in the regions which are in the first semiconductor layer 102 and overlapped with the second semiconductor layers 603. With functions of these low-concentration impurity regions, leakage current of a transistor can be reduced.
The impurity element which is added here may be either an element imparting p-type conductivity or an element imparting n-type conductivity; however, an element imparting the same conductivity as conductivity of the low-concentration impurity regions 702 should be added. Further, addition is performed so that an impurity concentration of the high-concentration impurity regions 701 is higher than that of the low-concentration impurity regions 702.
In this embodiment, the impurity element is added after the second semiconductor layers 603 are formed; however, a process may be employed in which addition is performed at the stage where the semiconductor film 601 is formed (FIG. 6A) to form the high-concentration impurity regions and then patterning is performed to form the second semiconductor layers 603.
As the impurity element imparting n-type conductivity, phosphorus, arsenic, or the like can be used. As the impurity element imparting p-type conductivity, boron or the like can be used. The impurity element can be added by ion doping, ion implantation, laser doping, a thermal diffusion method, or the like.
Then, the impurity element which is added is activated with heat or irradiation with light (with laser, infrared rays, or the like).
The high- concentration impurity regions 701 and 704 which are formed function as a source region and a drain region of a thin film transistor.
Subsequently, the interlayer insulating films 110 which have a single-layer structure or a stacked-layer structure are formed. Then, the electrodes 113 and 114 are electrically connected to the high- concentration impurity regions 701 and 704 through the contact holes 111 and 112, which are provided in the interlayer insulating films 110 (FIG. 7B).
A structure may be employed in which regions comprising metal silicide are formed over the high-concentration impurity regions 701 and the electrodes 113 and 114 are electrically connected to the regions comprising metal silicide in order to reduce sheet resistance of the source region and the drain region.
As described above, a semiconductor device is manufactured using the first method.
Embodiment 4
In Embodiment 4, a second method for manufacturing a semiconductor device is described with reference to FIGS. 8A to 8C and FIGS. 9A and 9B.
As in Embodiment 3, the insulator 101, the first semiconductor layer 102, the insulating film 501 which is to be a gate insulating film, and a conductive film 801 which is to be a gate electrode are formed in this order.
Next, an insulating film 802 is formed over the conductive film 801 which is to be a gate electrode (FIG. 8A).
Then, the insulating film 501, the conductive film 801, and the insulating film 802 are etched using a mask (not illustrated) to form a gate insulating film 803, a gate electrode 804, and an insulating layer 805 covering a top surface of the gate electrode 804 (FIG. 8B).
In the case where an LDD region is formed, the impurity element is added at low concentration as in Embodiment 3. Addition may be performed at this stage or performed through the insulating film 501 after only the gate electrode 804 and the insulating layer 805 which is on a top surface of the gate electrode 804 are etched without etching the insulating film 501. In the case where the impurity element is added through the insulating film, in forming sidewalls in a later process step, it is desirable that the insulating film 501 is etched to form a gate insulating film. Note that, in the case where an LDD region is not formed, an impurity element may be added at high concentration.
Next, an insulating film 806 which is to be sidewalls is formed (FIG. 8C).
Then, sidewalls 901 which cover side surfaces of the gate electrode 804 are formed by etching back the insulating film 806. At this time, since the insulating layer 805 serves as an etching stopper in etching back, the top surface of the gate electrode 804 can be prevented from being exposed and damaged. Therefore, the insulating layer 805 is preferably formed using a material of which the etching rate with respect to that of the sidewalls is low. In the case where the gate insulating film is formed at this stage, the insulating layer 805 is preferably formed using a material of which the etching rate with respect to that of the gate insulating film is also low (FIG. 9A).
Next, as in Embodiment 3, a semiconductor film (not illustrated) which covers the sidewalls 901, the first semiconductor layer 102, and the insulator 101 and which is to be second semiconductor layers is formed. Then, the semiconductor film is patterned to form two second semiconductor layers 902 which are in contact with the first semiconductor layer 102. The second semiconductor layers 902 should be formed partially covering the sidewalls 901, and since the sidewalls 901 are partially covered, the top surface of the first semiconductor layer 102 can be prevented from being exposed between the sidewalls 901 and the second semiconductor layers 902 and being removed in patterning the second semiconductor layers 902 (FIG. 9B).
In this embodiment, since the insulating layer 805 is formed on the top surface of the gate electrode 804, even when the second semiconductor layers 902 are formed at positions which overlap with the gate electrode 804, a short circuit between the second semiconductor layers 902 and the gate electrode 804 can be prevented.
Formation of the high-concentration impurity regions and subsequent process steps are similar to those in Embodiment 3 (process steps after FIG. 7A); therefore, a description thereof is omitted.
Embodiment 5
In Embodiment 5, a third method for manufacturing a semiconductor device is described with reference to FIGS. 10A to 10C and FIGS. 11A to 11C.
Since process steps to and including formation of the insulating film 502 for forming sidewalls are similar those in Embodiment 3 (FIG. 5C), in this embodiment, a description of processes from formation of sidewalls is made.
After the insulating film 502 is formed, a resist mask 1001 is formed covering the gate electrode 104 (FIG. 10A).
The insulating film 502 is etched using the resist mask 1001, and a sidewall 1002 and end portions 1003 of the sidewall 1002 which extend over the first semiconductor layer 102 are formed. The end portions 1003 have widths 1004 (FIG. 10B).
As in Embodiment 3, the gate insulating film 103 may be formed at this stage or at the same time as formation of the gate electrode 104.
Then, the resist mask 1001 is removed, and a semiconductor film 1005 which covers the sidewall 1002, the end portions 1003, the first semiconductor layer 102, and the insulator 101 and which is to be second semiconductor layers is formed (FIG. 10C).
The thickness of the semiconductor film 1005 should be so large that sheet resistance of portions to be a source region and a drain region can be reduced, and the thickness is preferably greater than or equal to 50 nm (desirably, greater than or equal to 100 nm).
Then, the semiconductor film 1005 is etched using the resist mask 1101 to expose the sidewall 1002 and to form two second semiconductor layers 1102 which cover at least a part of the end portions 1003 and are in contact with and stacked over the first semiconductor layer 102 (FIGS. 11A and 11B).
Here, as illustrated in FIG. 11B, the second semiconductor layers 1102 should be formed covering at least a part of the end portions 1003. By forming the second semiconductor layers 1102 so that the end portions 1003 are partially covered, the end portions 1003 serve as etching stoppers, and the top surface of the first semiconductor layer 102 is not exposed between the end portions 1003 of the sidewall and the second semiconductor layers 1102 in patterning the second semiconductor layers 1102. Therefore, the first semiconductor layer 102 can be prevented from being removed in the patterning.
Note that end portions of the second semiconductor layers 1102 and end portions of the first semiconductor layer 102 do not have to be aligned with each other.
By providing the end portions 1003, even in the case where the second semiconductor layers 1102 are formed not covering the sidewall 1002 due to misalignment of the resist mask 1101, a margin of the widths 1004 can be obtained, and redundancy of alignment can be improved.
Further, by providing the end portions 1003, a distance can be put between the second semiconductor layers 1102 and the gate electrode 104; therefore, parasitic capacitance between the second semiconductor layers 1102 and the gate electrode 104 can be reduced.
Then, by adding an impurity element imparting one conductivity, high-concentration impurity regions 1103 are formed at portions where the first semiconductor layer 102 and the second semiconductor layers 1102 overlap with each other, and low-concentration impurity regions 1104 are formed. Here, the impurity element is added which imparts the same conductivity as the conductivity of the low-concentration impurity regions 1104 and has higher concentration than the low-concentration impurity regions 1104. In this case, the impurity element is added to the first semiconductor layer 102 through the end portions 1003; thus, portions which are in the first semiconductor layer 102 and overlap with the end portions 1003 also serve as the high-concentration impurity regions 1103 (FIG. 11C).
Further, by thickly forming the end portions 1003, the end portions 1003 serve as masks in the addition of the impurity element; therefore, the low-concentration impurity regions 1104 can also be formed at portions which are in the first semiconductor layer 102 and overlap with the end portions 1003.
Furthermore, the thickness of the end portions 1003 or conditions for addition of an impurity element is controlled so that a part of the impurity element passes through the end portions 1003; thus, impurity regions whose impurity concentration is higher than that of the low-concentration impurity regions and lower than that of the high-concentration impurity regions can be formed at portions which are in the first semiconductor layer 102 and between the low-concentration impurity regions 1104 and the high-concentration impurity regions 1103 and which overlap with the end portions 11003.
Alternatively, the impurity element may be added so that the low-concentration impurity regions remain at portions which are in the first semiconductor layer 102 and overlap with the semiconductor layers 1102, and a staked-layer structure of the low-concentration impurity regions and the high-concentration impurity regions may be formed in the first semiconductor layer 102.
Note that, in this embodiment, although the impurity element is added after the second semiconductor layers 1102 are formed, a process may be employed in which the impurity element is added at the stage where the semiconductor film 1005 is formed (FIG. 10C) to form the high-concentration impurity regions and then the second semiconductor layers 1102 are formed.
Next, the impurity element which is added is activated with heat or irradiation with light (with laser, infrared rays, or the like).
Then, the high-concentration impurity regions 1103 which are formed function as a source region and a drain region of a thin film transistor.
Subsequently, the interlayer insulating films 110 having a single-layer structure or a stacked-layer structure are formed. The electrodes 113 and 114 are electrically connected to the high-concentration impurity regions 1103 through the contact holes 111 and 112, which are provided in the interlayer insulating films 110 (FIG. 11C).
A structure may be employed in which regions comprising metal silicide are formed over the high-concentration impurity regions 1103 and the electrodes 113 and 114 are electrically connected to the regions comprising metal silicide in order to reduce resistance of the source region and the drain region.
Embodiment 6
In Embodiment 6, a fourth method for manufacturing a semiconductor device is described with reference to FIGS. 12A to 12C.
Since process steps to and including formation of the sidewalls 901 are similar to those in Embodiment 4 (FIG. 9A), a description thereof is omitted.
After the sidewalls 901, the insulating layer 805, the first semiconductor layer 102, and a semiconductor film 1201 which covers the insulator 1101 and is to be second semiconductor layers are formed, a negative resist is formed over the semiconductor film 1201, and light exposure (backside light exposure) is carried out from the insulator 101 side to the negative resist. Then, development is carried out to process the negative resist into a desired shape (FIG. 12A).
By carrying out backside light exposure, the gate electrode 104 can be used as a mask; therefore, it is not necessary to use a new mask, and it is possible to achieve reductions in the number of process steps and cost.
Note that, for carrying out backside light exposure, it is important to use a light-transmitting substrate and irradiate the negative resist with energy required for light exposure.
Then, the semiconductor film 1201 is etched using resist masks 1202 which are processed so that the semiconductor film 1201 is divided over the sidewalls 901 (FIG. 12B).
Then, end portions of the semiconductor film 1201 are etched to form two second semiconductor layers 1203 which are stacked over the first semiconductor layer 102 (FIG. 12C).
The second semiconductor layers 1203 are formed using as a mask a resist which is formed by backside light exposure using the gate electrode 104 as a mask. Therefore, the second semiconductor layers 1203 can be formed so as to overlap parts of the sidewalls 901. As a result, as in Embodiment 3, the first semiconductor layer 102 can be prevented from being removed.
The following process steps are similar to those in Embodiment 3 (process steps after FIG. 7A); therefore, a description thereof is omitted
Embodiment 7
In this embodiment examples of electronic devices manufactured using a semiconductor device which is disclosed are described.
A semiconductor device which is disclosed can be applied to a pixel portion, a driver circuit portion, or the like of a display device provided with an organic light emitting element, an inorganic light emitting element, a liquid crystal element, or the like.
Further, an electronic device provided with a memory medium, such as a digital camera, a car navigation system, a notebook personal computers a game machine, a portable information terminal (e.g., a portable telephone or a portable game machine), or a home game machine, can be manufactured using the semiconductor device which is disclosed.
Furthermore, the semiconductor device which is disclosed can be applied to an integrated circuit of a CPU (a central processing unit) or the like.
For example, FIG. 13A shows a portable information terminal. FIG. 13B shows a digital camera. FIG. 13C shows a portable telephone. FIG. 13D shows a car navigation system. FIG. 13E shows a notebook personal computer. The semiconductor device which is disclosed can be applied to an integrated circuit incorporated in main bodies 1301, 1302, 1303, 1304, and 1305, or display portions 1311, 1312, 1313, 1314, and 1315 of the devices.
In manufacturing a display device, it is preferable to employ the first, second, third, or fourth method and use a glass substrate which is inexpensive and does not have a limit on the size of the substrate.
Furthermore, the semiconductor device which is disclosed can be applied to a device which enables non-contact input and output of data. The device capable of inputting and outputting data without contact is also referred to as an RFID tag, an ID tag, an IC tag, an IC chip, an RF tag, a wireless tag, an electronic tag, or a wireless chip They are generically called non-contact tags (non-contact chips).
For example, the semiconductor device which is disclosed can be applied to non-contact tags 1400, 1401, 1402, 1403, 1404, 1405, 1406, and 1407 in FIGS. 14A to 14H.
This application is based on Japanese Patent Application Serial No. 2008-115008 filed with Japan Patent Office on Apr. 25, 2008, the entire contents of which are hereby incorporated by reference.

Claims (22)

1. A semiconductor device comprising:
a first semiconductor layer comprising high-concentration impurity regions formed over an insulator;
a gate insulating film formed over the first semiconductor layer;
a gate electrode formed over the gate insulating film;
a sidewall comprising a first portion and a second portion which is in contact with side surfaces of the gate electrode;
second semiconductor layers which are in contact with and stacked over the first semiconductor layer and which are formed to cover at least a part of the sidewall;
an interlayer insulating film in contact with the second semiconductor layers; and
electrodes on and in contact with the interlayer insulating film which are electrically connected to the second semiconductor layers,
wherein the first portion is over the first semiconductor layer, and
wherein the second portion overlaps with at least one of the high-concentration impurity regions.
2. The semiconductor device according to claim 1, wherein a top surface of the gate insulating film is in contact with the sidewall.
3. The semiconductor device according to claim 1, wherein a top surface of the first semiconductor layer is in contact with the sidewall.
4. The semiconductor device according to claim 1, wherein the high-concentration impurity regions are underneath the second semiconductor layers.
5. An electronic device comprising a semiconductor device according to claim 1.
6. The semiconductor device according to claim 1, wherein the high-concentration impurity regions act as a source and a drain.
7. A semiconductor device comprising:
a first semiconductor layer over an insulator, the first semiconductor layer comprising at least a channel formation region, low-concentration impurity regions, and first high-concentration impurity regions;
a gate insulating film over the first semiconductor layer;
a gate electrode over the gate insulating film;
a sidewall comprising a first portion and a second portion which is in contact with side surfaces of the gate electrode;
second semiconductor layers being in contact with and stacked over the first semiconductor layer and covering at least a part of the end portions of the sidewall, the second semiconductor layers having second high-concentration impurity regions;
an interlayer insulating film in contact with the second semiconductor layers; and
electrodes on and in contact with the interlayer insulating film which are electrically connected to the second semiconductor layers,
wherein the channel formation region overlaps with the gate electrode and the low-concentration impurity regions overlap with the sidewalls,
wherein the first portion is over the first semiconductor layer, and
wherein the second portion overlaps with at least one of the first high-concentration impurity regions.
8. The semiconductor device according to claim 7, wherein a top surface of the gate insulating film is in contact with the sidewall.
9. The semiconductor device according to claim 7, wherein a top surface of the first semiconductor layer is in contact with the sidewall.
10. The semiconductor device according to claim 7, wherein the first high-concentration impurity regions are underneath the second semiconductor layers.
11. An electronic device comprising a semiconductor device according to claim 7.
12. The semiconductor device according to claim 7, wherein the first high-concentration impurity regions and the second high-concentration impurity regions act as a source and a drain.
13. A method for manufacturing a semiconductor device comprising the steps of:
forming a first semiconductor layer over an insulator;
forming a gate insulating film and a gate electrode which are stacked over the first semiconductor layer in this order;
adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions in the first semiconductor layer;
forming a sidewall which is in contact with side surfaces of the gate electrode and of which end portions are extended over the first semiconductor layer;
forming a semiconductor film covering the gate electrode, the sidewall, the end portions of the sidewall, and the first semiconductor layer;
etching the semiconductor film using a resist mask to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover at least a part of the end portions; and
adding an impurity element imparting the one conductivity to form high-concentration impurity regions in the first semiconductor layer and the second semiconductor layers.
14. The method for manufacturing a semiconductor device according to claim 13, wherein a bottom surface of the sidewall is in contact with the gate insulating film.
15. The method for manufacturing a semiconductor device according to claim 13, wherein a bottom surface of the sidewall is in contact with the first semiconductor layer.
16. The method for manufacturing a semiconductor device according to claim 13, wherein the high-concentration impurity regions in the first semiconductor layer are formed underneath the second semiconductor layers.
17. The method for manufacturing a semiconductor device according to claim 13, wherein the high-concentration impurity regions act as a source and a drain.
18. A method for manufacturing a semiconductor device comprising the steps of:
forming a first semiconductor layer over an insulator;
forming a gate insulating film, a gate electrode, and an insulating layer which are stacked over the first semiconductor layer in this order;
adding an impurity element imparting one conductivity to the first semiconductor layer using the gate electrode as a mask to form low-concentration impurity regions in the first semiconductor layer;
forming sidewalls on side surfaces of the gate electrode;
forming a semiconductor film covering the insulating layer, the sidewalls, and the first semiconductor layer;
forming a negative resist covering the semiconductor film;
forming a resist mask by performing light exposure from a rear surface side of the insulator to the negative resist using the gate electrode as a mask;
etching the semiconductor film using the resist mask;
patterning the semiconductor film which is etched to form two second semiconductor layers so that the second semiconductor layers are in contact with and stacked over the first semiconductor layer and are in contact with or cover a part of the sidewalls; and
adding an impurity element imparting the one conductivity to form high-concentration impurity regions in at least the second semiconductor layers.
19. The method for manufacturing a semiconductor device according to claim 18, wherein bottom surfaces of the sidewalls are in contact with the gate insulating film.
20. The method for manufacturing a semiconductor device according to claim 18, wherein bottom surfaces of the sidewalls are in contact with the first semiconductor layer.
21. The method for manufacturing a semiconductor device according to claim 18, the first semiconductor layer is added with the impurity element imparting the one conductivity so that high-concentration impurity regions are also formed in the first semiconductor layer underneath the second semiconductor layers.
22. The method for manufacturing a semiconductor device according to claim 18, wherein the high-concentration impurity regions act as a source and a drain.
US12/425,512 2008-04-25 2009-04-17 Semiconductor device, electronic device, and manufacturing method thereof Active 2030-01-04 US8227302B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2008115008 2008-04-25
JP2008-115008 2008-04-25

Publications (2)

Publication Number Publication Date
US20090267151A1 US20090267151A1 (en) 2009-10-29
US8227302B2 true US8227302B2 (en) 2012-07-24

Family

ID=41214153

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/425,512 Active 2030-01-04 US8227302B2 (en) 2008-04-25 2009-04-17 Semiconductor device, electronic device, and manufacturing method thereof

Country Status (3)

Country Link
US (1) US8227302B2 (en)
JP (1) JP5503895B2 (en)
KR (1) KR101586632B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110227079A1 (en) * 2010-03-17 2011-09-22 Samsung Mobile Display Co., Ltd. Thin film transistor, display device thereof, and manufacturing method thereof
US9608124B2 (en) 2012-01-20 2017-03-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7772054B2 (en) 2007-06-15 2010-08-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8673426B2 (en) * 2011-06-29 2014-03-18 Semiconductor Energy Laboratory Co., Ltd. Driver circuit, method of manufacturing the driver circuit, and display device including the driver circuit
JP6186166B2 (en) * 2012-05-02 2017-08-23 株式会社半導体エネルギー研究所 Semiconductor device
US10930777B2 (en) * 2017-11-21 2021-02-23 Globalfoundries U.S. Inc. Laterally double diffused metal oxide semiconductor (LDMOS) device on fully depleted silicon on insulator (FDSOI) enabling high input voltage

Citations (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072545A (en) 1974-12-03 1978-02-07 International Business Machines Corp. Raised source and drain igfet device fabrication
JPS6148975A (en) 1984-08-16 1986-03-10 Seiko Epson Corp Thin-film transistor
US5079180A (en) 1988-12-22 1992-01-07 Texas Instruments Incorporated Method of fabricating a raised source/drain transistor
JPH05110099A (en) 1991-10-18 1993-04-30 Casio Comput Co Ltd Manufacture of thin film transistor
US5250454A (en) 1992-12-10 1993-10-05 Allied Signal Inc. Method for forming thickened source/drain contact regions for field effect transistors
US5583366A (en) 1991-05-08 1996-12-10 Seiko Epson Corporation Active matrix panel
US5828103A (en) 1994-08-29 1998-10-27 United Microelectronicws Corp. Recessed lightly doped drain (LDD) for higher performance MOSFET
US6063675A (en) 1996-10-28 2000-05-16 Texas Instruments Incorporated Method of forming a MOSFET using a disposable gate with a sidewall dielectric
US6306712B1 (en) 1997-12-05 2001-10-23 Texas Instruments Incorporated Sidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing
US20010052598A1 (en) * 1997-09-08 2001-12-20 Sanyo Electric Co., Ltd. Display device and semiconductor device having laser annealed semiconductor elements
US6335231B1 (en) 1998-09-04 2002-01-01 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a high reliable SOI substrate
US20020001921A1 (en) * 1998-07-29 2002-01-03 Takeshi Fukunaga Process for production of SOI substrate and process for production of semiconductor device
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
US6743666B1 (en) 2001-04-27 2004-06-01 Advanced Micro Devices, Inc. Selective thickening of the source-drain and gate areas of field effect transistors
US20050136606A1 (en) * 2003-12-19 2005-06-23 Hartmut Rulke Spacer for a gate electrode having tensile stress and a method of forming the same
US6946371B2 (en) * 2002-06-10 2005-09-20 Amberwave Systems Corporation Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
US7122452B2 (en) 2004-03-16 2006-10-17 Interuniversitair Microelektronica Centrum (Imec) Vzw Method of manufacturing a semiconductor on a silicon on insulator (SOI) substrate using solid epitaxial regrowth (SPER) and semiconductor device made thereby
US7238557B2 (en) 2001-11-14 2007-07-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US7247562B2 (en) 2003-04-23 2007-07-24 Semiconductor Energy Laboratory Co. Ltd. Semiconductor element, semiconductor device and methods for manufacturing thereof
US20080001218A1 (en) * 2003-08-05 2008-01-03 Samsung Electronics Co., Ltd. Metal Oxide Semiconductor (MOS) Transistors Having Three Dimensional Channels
US20080318374A1 (en) * 2006-04-20 2008-12-25 International Business Machines Corporation Metal Gated Ultra Short MOSFET Devices
US20090020815A1 (en) 2007-07-19 2009-01-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US20090101906A1 (en) 2007-10-23 2009-04-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US7692194B2 (en) 2007-01-26 2010-04-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7772054B2 (en) 2007-06-15 2010-08-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0661257A (en) * 1992-08-05 1994-03-04 Dainippon Printing Co Ltd Thin film transistor and its manufacture
JP3296975B2 (en) * 1996-08-22 2002-07-02 シャープ株式会社 Thin film transistor and method of manufacturing the same
JP2001044437A (en) * 1999-07-27 2001-02-16 Matsushita Electronics Industry Corp Mos transistor and manufacture thereof
JP2005109346A (en) * 2003-10-01 2005-04-21 Seiko Epson Corp Semiconductor device and method of manufacturing semiconductor device

Patent Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072545A (en) 1974-12-03 1978-02-07 International Business Machines Corp. Raised source and drain igfet device fabrication
JPS6148975A (en) 1984-08-16 1986-03-10 Seiko Epson Corp Thin-film transistor
US5079180A (en) 1988-12-22 1992-01-07 Texas Instruments Incorporated Method of fabricating a raised source/drain transistor
US5583366A (en) 1991-05-08 1996-12-10 Seiko Epson Corporation Active matrix panel
JPH05110099A (en) 1991-10-18 1993-04-30 Casio Comput Co Ltd Manufacture of thin film transistor
US5250454A (en) 1992-12-10 1993-10-05 Allied Signal Inc. Method for forming thickened source/drain contact regions for field effect transistors
US5828103A (en) 1994-08-29 1998-10-27 United Microelectronicws Corp. Recessed lightly doped drain (LDD) for higher performance MOSFET
US6063675A (en) 1996-10-28 2000-05-16 Texas Instruments Incorporated Method of forming a MOSFET using a disposable gate with a sidewall dielectric
US20010052598A1 (en) * 1997-09-08 2001-12-20 Sanyo Electric Co., Ltd. Display device and semiconductor device having laser annealed semiconductor elements
US6306712B1 (en) 1997-12-05 2001-10-23 Texas Instruments Incorporated Sidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing
US20020001921A1 (en) * 1998-07-29 2002-01-03 Takeshi Fukunaga Process for production of SOI substrate and process for production of semiconductor device
US6335231B1 (en) 1998-09-04 2002-01-01 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a high reliable SOI substrate
US6743666B1 (en) 2001-04-27 2004-06-01 Advanced Micro Devices, Inc. Selective thickening of the source-drain and gate areas of field effect transistors
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
US7238557B2 (en) 2001-11-14 2007-07-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US6946371B2 (en) * 2002-06-10 2005-09-20 Amberwave Systems Corporation Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
US7247562B2 (en) 2003-04-23 2007-07-24 Semiconductor Energy Laboratory Co. Ltd. Semiconductor element, semiconductor device and methods for manufacturing thereof
US20070252210A1 (en) 2003-04-23 2007-11-01 Akira Ishikawa Semiconductor element, semiconductor device and methods for manufacturing thereof
US20080001218A1 (en) * 2003-08-05 2008-01-03 Samsung Electronics Co., Ltd. Metal Oxide Semiconductor (MOS) Transistors Having Three Dimensional Channels
US20050136606A1 (en) * 2003-12-19 2005-06-23 Hartmut Rulke Spacer for a gate electrode having tensile stress and a method of forming the same
US7122452B2 (en) 2004-03-16 2006-10-17 Interuniversitair Microelektronica Centrum (Imec) Vzw Method of manufacturing a semiconductor on a silicon on insulator (SOI) substrate using solid epitaxial regrowth (SPER) and semiconductor device made thereby
US20080318374A1 (en) * 2006-04-20 2008-12-25 International Business Machines Corporation Metal Gated Ultra Short MOSFET Devices
US7692194B2 (en) 2007-01-26 2010-04-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7772054B2 (en) 2007-06-15 2010-08-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20100279477A1 (en) 2007-06-15 2010-11-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20090020815A1 (en) 2007-07-19 2009-01-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US20090101906A1 (en) 2007-10-23 2009-04-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
He.S et al., "Raised Source and Drain Structure of Poly-Si TFTS.", Electrochemical Society Proceedings, 1990, vol. 98-22, pp. 204-220.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110227079A1 (en) * 2010-03-17 2011-09-22 Samsung Mobile Display Co., Ltd. Thin film transistor, display device thereof, and manufacturing method thereof
US8653528B2 (en) * 2010-03-17 2014-02-18 Samsung Display Co., Ltd. Thin film transistor, display device thereof, and manufacturing method thereof
US9608124B2 (en) 2012-01-20 2017-03-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US10326026B2 (en) 2012-01-20 2019-06-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
JP5503895B2 (en) 2014-05-28
KR101586632B1 (en) 2016-01-19
JP2009283921A (en) 2009-12-03
KR20090113203A (en) 2009-10-29
US20090267151A1 (en) 2009-10-29

Similar Documents

Publication Publication Date Title
US8253252B2 (en) Semiconductor device and manufacturing method thereof
JP5500907B2 (en) Semiconductor device and manufacturing method thereof
JP5322345B2 (en) Semiconductor device and manufacturing method thereof
US8227302B2 (en) Semiconductor device, electronic device, and manufacturing method thereof
US7319236B2 (en) Semiconductor device and electronic device
US20070057332A1 (en) Thin film transistor and fabrication method thereof
US10115833B2 (en) Self-aligned heterojunction field effect transistor
US20080121892A1 (en) Low temperature poly silicon liquid crystal display
TW200937996A (en) Organic light emitting display device and fabrications thereof and electronic device
US20090085039A1 (en) Image display system and fabrication method thereof
JP2010034139A (en) Thin-film transistor and manufacturing method therefor
JP4238155B2 (en) Thin film transistor substrate, liquid crystal display device including the same, and manufacturing method thereof
US20190355759A1 (en) Array substrate, method for fabricating the same, display panel, and display device
US9923099B2 (en) TFT with oxide layer on IGZO semiconductor active layer
US20230187555A1 (en) Semiconductor device and manufacturing method thereof
JP2005333115A (en) Thin film integrated circuit, its manufacturing method, cpu, memory, electronic card, and electronic device
JP2004327599A (en) Tft, its manufacturing method, and flat panel display
JP4246123B2 (en) Method for manufacturing semiconductor integrated circuit
JP4604675B2 (en) Display device
JP3857250B2 (en) Thin film transistor array and manufacturing method thereof
CN115280500A (en) Display substrate, manufacturing method thereof and display device
JP4246122B2 (en) Method for manufacturing semiconductor integrated circuit
JP2008166749A (en) Thin film transistor and its manufacturing method, as well as semiconductor device having the thin film transistor
US20150108587A1 (en) Semiconductor structure and method for forming the same
JPH10214975A (en) Semiconductor device and fabrication thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OHNUMA, HIDETO;REEL/FRAME:022559/0378

Effective date: 20090404

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY