US8284823B2 - Serial data communication system and method - Google Patents

Serial data communication system and method Download PDF

Info

Publication number
US8284823B2
US8284823B2 US12/159,966 US15996606A US8284823B2 US 8284823 B2 US8284823 B2 US 8284823B2 US 15996606 A US15996606 A US 15996606A US 8284823 B2 US8284823 B2 US 8284823B2
Authority
US
United States
Prior art keywords
signal
serial data
clock signal
data communication
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/159,966
Other versions
US20090010371A1 (en
Inventor
Klemens Breitfuss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Morgan Stanley Senior Funding Inc
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BREITFUSS, KLEMENS
Publication of US20090010371A1 publication Critical patent/US20090010371A1/en
Application granted granted Critical
Publication of US8284823B2 publication Critical patent/US8284823B2/en
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT SUPPLEMENT Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the invention relates to serial data communication, particularly to asynchronous serial data communication.
  • An essential cost factor in serial data communication systems is the number of pins required for transmitting and receiving clock signals. Another important cost criterion is the clock frequency on the communication connections between devices of a serial data communication system since the clock frequency determines the power consumption of the system.
  • Serial data communication systems with several devices often use a local clock generator or a high frequency clock signal from which required communication clocks are derived.
  • the high frequency clock signal must have a frequency which is many times the number of the highest communication clock in order to allow to derive different communication clocks.
  • the frequency must be 20 to 40 times higher than the highest communication clock.
  • a high frequency clock signal with a frequency from 100 to 200 MHz is required.
  • Such high frequencies must be guided over pins which generates a significant amount of power consumption.
  • a single device as a local clock generator for generating different communication clock signals for transmitting and receiving data.
  • the communication clock signals may be guided to data communication devices which use it for serially transmitting and receiving signals from other data communication devices.
  • this requires at least three connection lines from the local clock generator to the devices for guiding a transmit clock signal, a receive clock signal, and a control signal for controlling the communication. Therefore, the wiring is complex.
  • a local clock generation device adapted for generating a clock signal with a duty cycle depending on a control signal
  • serial data communication control device adapted for generating the control signal depending on the receipt of a serial data signal and for deriving a transmit and receive clock signal from the clock signal received from the local clock generation device.
  • a local clock generation device generates a clock signal with a duty cycle depending on a control signal
  • a serial data communication control device generates the control signal depending on the receipt of a serial data signal and derives a transmit and receive clock signal from the clock signal received from the local clock generation device.
  • the characteristic features according to the invention provide the advantage that only a single clock line between the local clock generation device and the serial data communication controller is required for transmitting the clock signal.
  • the wiring between these two devices is less complex.
  • no high frequency clock signal must be guided over a pin or a pad in case of an integrated circuit which increases the power consumption of the system since the serial data communication controller may control the generation of the required clock signal by the local clock generation device.
  • the local clock generation device may be adapted to generate the clock signal with a predefined clock having a first duty cycle if the control signal comprises a first state and having a second duty cycle differing from the first duty cycle if the control signal comprises a second state.
  • the control signal may be a logical signal comprising the two states logical 0 and logical 1 for controlling the clock generation.
  • the serial data communication control device may be adapted to derive the transmit and receive clock signal from the clock signal received from the local clock generation device after the serial data signal was received for a predefined time.
  • the predefined time serves as a filter for filtering interference signals contained in the received data signal. Since interference signals are usually very short, i.e., much shorter than the predefined time, they cannot influence the derivation of the receive and transmit clock signal.
  • the serial data communication control device is adapted to generate a pulse of the receive clock signal triggered by the negative edge of a pulse of the clock signal when the control signal comprises a respective state.
  • the system is adapted to transmit and receive data serially according to the RS232 standard.
  • the invention relates to a local clock generation device for use with a system according to the invention, wherein the local clock generation device comprises an oscillator for generating a local high frequency clock signal, and a clock generation circuit adapted for generating a clock signal from the local high frequency clock signal with a duty cycle depending on a control signal.
  • the local clock generation device comprises an oscillator for generating a local high frequency clock signal, and a clock generation circuit adapted for generating a clock signal from the local high frequency clock signal with a duty cycle depending on a control signal.
  • This device may be implemented for example as a separate device or in an integrated circuit comprising a serial data communication system according to the invention.
  • the invention relates to a serial data communication control device for use with a system or device according to the invention, wherein the serial data communication device comprises a transmit and receive clock generation circuit adapted to generate a control signal from a receive data signal for controlling the generation of a clock signal, and data processing circuitry for processing data received from a serial data communication device and data to be transmitted to a serial data communication device.
  • the serial data communication device comprises a transmit and receive clock generation circuit adapted to generate a control signal from a receive data signal for controlling the generation of a clock signal, and data processing circuitry for processing data received from a serial data communication device and data to be transmitted to a serial data communication device.
  • the transmit and receive clock generation circuit comprises a control signal generation circuit with a multiplexer, which receives a receive data signal and a constant signal on its input side, and a multiplexer control circuitry comprising a counter and being adapted for switching either of the input signals of the multiplexer to the multiplexer output as the control signal depending on the count of the counter.
  • FIG. 1 shows a schematic block circuit diagram of a serial data communication system according to the invention.
  • FIG. 2 shows an embodiment of a circuitry for generating a control signal for controlling the duty cycle of the clock signal generated by the local clock generation device according to the invention.
  • FIG. 3 shows a timing diagram with different signals generated in the data communication system of FIG. 1 .
  • FIG. 1 shows a schematic block circuit diagram of a serial data communication system 10 comprising a local clock generation device 12 —in FIG. 1 also denoted as device A—and a serial data communication control device 14 —in FIG. 1 also denoted as device B.
  • Device B 14 for example implemented by an asynchronous microprocessor, communicates with a further device C 22 , for example a Personal Computer PC, over a serial communication link 24 .
  • Device B 14 and device C 22 may serially transmit and receive data with a high data rate over the serial communication link 24 which may be for example based on a RS232 standard.
  • the present invention is not restricted to a RS232 based serial communication link but may be applied to all asynchronous serial communication links for which no individual clock line is specified.
  • the local clock generation device 14 may be for example a NFC device having a 13.56 MHz quartz oscillator 26 for generating a local high frequency clock signal 28 which is highly accurate and stable.
  • the local high frequency clock signal 28 is supplied to a clock generation circuit 30 which generates a clock signal CLK 16 with a duty cycle depending on the state of a control signal IDLE 18 received from the serial data communication control device 14 .
  • the clock signal CLK 16 is used in the serial data communication control device 14 for deriving a receive clock signal CLK_RX 20 for sampling data contained in a serial data signal received from device C 22 . Furthermore, the clock signal CLK 16 is used in the serial data communication control device 14 as a basis for generating a transmit clock signal CLK_TX 21 .
  • the serial data communication control device 14 comprises a transmit and receive clock generation circuit 32 which is designed to generate the control signal IDLE 18 from a receive data signal RX 34 as will be explained later in detail. Furthermore, the transmit and receive clock generation circuit 32 is designed to generate the receive clock signal CLK_RX 20 and the transmit clock signal CLK_TX 21 , by deriving both clock signals 20 and 21 from the clock signal CLK 16 .
  • Device B 14 also comprises data processing circuitry 36 for processing data received from device C and data to be transmitted to device C 22 .
  • FIG. 2 shows a circuitry for generating the control signal IDLE 18 from the receive data signal RX 34 .
  • the circuitry comprises a multiplexer 38 which receives on its input side the receive data signal RX 34 and a logical 0.
  • the multiplexer 38 switches one of its inputs on its output depending on a multiplexer control signal 40 , which is generated by a counter 42 and a comparator 44 .
  • the comparator 44 compares the count of the counter 42 with 0. If the count is equal to 0, the comparator 44 generates the multiplexer control signal 40 such that the receive data signal RX 34 is switched on the multiplexer output. Then, the control signal IDLE 18 is the receive data signal RX 34 . If the comparison is not equal to 0, the comparator 44 generates the multiplexer control signal 40 such that the logical 0 is switched on the multiplexer output. Then, the control signal IDLE 18 is logical 0.
  • FIG. 3 shows in a timing diagram the course of signals of the serial data communication system 10 .
  • the timing diagram shows the clock signal CLK, the transmit clock signal CLK_TX, the receive clock signal CLK_RX, and the control signal IDLE for controlling the clock signal CLK generated by the local clock generation device 12 .
  • the courses of the signals correspond to the RS232 standard protocol.
  • both devices transmit serial data with the same frequency, i.e., the transmit clock signal CLK_TX of one device must be equal to the receive clock signal CLK_RX of the other device;
  • a serial communication between the devices is initiated by a initialization signal such as a start bit which signals to the receiving device that serial data will be sent from the transmitting device to the receiving device;
  • a predefined number of data bits for example eight or two are sent, and after the predefined number of data bits, a stop bit signals the end of the serial data transmission.
  • the serial transmission of two data streams each comprising four bits (one start, two data and one stop bit) are shown.
  • the start bit is a logical 0 and the stop bit a logical 1 according to the RS232 standard.
  • the timing diagram starts at time t 0 .
  • the receive data signal RX 34 is logical 1 since no data are transmitted from device C 22 to device B 14 .
  • the receive data signal RX 34 is switched by the multiplexer 38 to the control signal IDLE 18 (see FIG. 2 ).
  • the local clock generation device 12 generates a clock signal CLK 16 with a predefined duty cycle of about 50%.
  • the clock frequency of the clock signal CLK 16 is defined by the bit length of time t 3 minus time t 1 with a duty cycle of time t 2 minus time t 1 .
  • Each positive edge of the clock signal CLK 16 triggers the transmit and receive clock generation circuit 32 to generate a pulse of the transmit clock signal CLK_TX 21 at times t 1 , t 3 , etc.
  • the transmit and receive clock generation circuit 32 outputs a logical 0 as the receive clock signal CLK_RX 20 .
  • device B 14 receives a signal from device C 22 which may be a start bit of a serial data transmission.
  • the control signal IDLE 18 is switched from logical 1 to logical 0 by the transmit and receive clock generation circuit 32 .
  • the clock generation device 12 waits for a certain time period and checks after this time period whether the control signal IDLE 18 is still logical 0 (at time t 5 ).
  • the certain time period corresponds to a bit length required to interpret the received signal as a start bit of a serial data transmission. It should be understood that the certain time period may be longer or shorter than the half of a bit length. However, it should be longer than the time length of typical interference signals contained in the received signal from device C 22 , as will be explained later in detail.
  • the local clock generation device A 12 interprets the control signal IDLE 18 as a start bit for receiving serial data and generates a negative edge of the clock signal CLK 16 (assuming that the clock signal CLK 16 is at time t 5 logical 1). This negative edge triggers the transmit and receive clock generation circuit 32 to generate a sampling pulse of the receive clock signal CLK_RX for sampling the received serial data RX.
  • the transmit and receive clock generation circuit 32 starts the counter 42 (see FIG. 2 ) to count down for the time period of the predefined data bits of a serial transmission. In the timing diagram shown in FIG. 3 , this time period equals 3 bits of data.
  • the multiplexer control signal 40 switches a logical 0 to the output of the multiplexer 38 so that the control signal IDLE 18 remains logical 0 for the predefined time period of the data bits of a serial transmission.
  • the transmit and receive clock generation circuit 32 generates sampling pulses at times t 5 , t 7 , t 8 , and t 9 of the receive clock signal CLK_RX. With the sampling pulses, the received serial data is sampled at the times t 5 , t 7 , t 8 , and t 9 .
  • the multiplexer 38 switches the received serial data RX on its output so that the control signal IDLE 18 is the received serial data RX. Since the received serial data is logical 1 when no serial data are transmitted according to the RS232 standard, also the control signal IDLE 18 is switched back from a logical 0 to a logical 1. This causes the local clock generation circuit 12 again to generate a clock signal CLK 16 with a duty cycle of about 50%, refer to time t 10 . Since the control signal IDLE 18 is logical 1, the transmit and receive clock generation circuit 32 again outputs a logical 0 as the receive clock signal CLK_RX 20 as derivation from the clock signal CLK 16 .
  • the received serial data signal RX comprises interference pulses which also occur in the control signal IDLE 18 .
  • these interference pulses are shorter than half of a period and, thus, are not interpreted by the devices A 12 and B 14 as start bits of a serial data transmission.
  • a negative edge of the control signal IDLE 18 occurs and the control signal IDLE 18 remains logical 0 for the certain time period required to cause the clock generation device 12 to interpret the control signal IDLE 18 as a start bit for receiving serial data and to generate again a negative edge in the clock signal CLK 16 at time t 14 (assuming that the clock signal CLK 16 is at time t 14 logical 1).
  • This negative edge triggers the transmit and receive clock generation circuit 32 to generate a sampling pulse of the receive clock signal CLK_RX for sampling the received serial data RX. Also at the same time, the transmit and receive clock generation circuit 32 starts the counter 42 (see FIG. 2 ) to count down for the time period of the predefined data bits of a serial transmission in order to sample the predefined number of bits from the received serial data RX.
  • device B 14 only consumes power when data are received or sent and data must be processed.
  • Device B 14 processes data, which are transmitted to device C 22 or received from this device, by itself. It is also possible that device B 14 controls device A 12 via more complex signals, such as via a predefined control protocol or even via commands. The commands may be transmitted serially from device B 14 to device A 12 or also in parallel which requires more than a single control connection line.

Abstract

A serial data communication system (10) comprises—a local clock generation device (12) adapted for generating a clock signal (16) with a duty cycle depending on a control signal (18), and—a serial data communication control device (14) adapted for generating the control signal (18) depending on the receipt of a serial data signal and for deriving a transmit and receive clock signal (20, 21) from the clock signal (16) received from the local clock generation device (12).

Description

FIELD OF THE INVENTION
The invention relates to serial data communication, particularly to asynchronous serial data communication.
BACKGROUND OF THE INVENTION
An essential cost factor in serial data communication systems is the number of pins required for transmitting and receiving clock signals. Another important cost criterion is the clock frequency on the communication connections between devices of a serial data communication system since the clock frequency determines the power consumption of the system.
Serial data communication systems with several devices often use a local clock generator or a high frequency clock signal from which required communication clocks are derived. However, if several different communication clocks for transmitting and receiving of data are required, the high frequency clock signal must have a frequency which is many times the number of the highest communication clock in order to allow to derive different communication clocks. Typically, the frequency must be 20 to 40 times higher than the highest communication clock. For example, for a communication clock of 5 MBaud, a high frequency clock signal with a frequency from 100 to 200 MHz is required. Such high frequencies must be guided over pins which generates a significant amount of power consumption.
It is also possible to provide a single device as a local clock generator for generating different communication clock signals for transmitting and receiving data. The communication clock signals may be guided to data communication devices which use it for serially transmitting and receiving signals from other data communication devices. However, this requires at least three connection lines from the local clock generator to the devices for guiding a transmit clock signal, a receive clock signal, and a control signal for controlling the communication. Therefore, the wiring is complex.
OBJECT AND SUMMARY OF THE INVENTION
It is an object of the invention to provide a serial data communication system and method which require a less complex wiring than the before discussed solution.
In order to achieve the object defined above, with a serial data communication system according to the invention characteristic features are provided so that a serial data communication system according to the invention can be characterized in the way defined below, that is:
a local clock generation device adapted for generating a clock signal with a duty cycle depending on a control signal, and
a serial data communication control device adapted for generating the control signal depending on the receipt of a serial data signal and for deriving a transmit and receive clock signal from the clock signal received from the local clock generation device.
In order to achieve the object defined above, with a method for serial data communication according to the invention characteristic features are provided so that a serial data communication method according to the invention can be characterized in the way defined below, that is:
a local clock generation device generates a clock signal with a duty cycle depending on a control signal, and
a serial data communication control device generates the control signal depending on the receipt of a serial data signal and derives a transmit and receive clock signal from the clock signal received from the local clock generation device.
The characteristic features according to the invention provide the advantage that only a single clock line between the local clock generation device and the serial data communication controller is required for transmitting the clock signal. Thus, the wiring between these two devices is less complex. Furthermore, no high frequency clock signal must be guided over a pin or a pad in case of an integrated circuit which increases the power consumption of the system since the serial data communication controller may control the generation of the required clock signal by the local clock generation device.
The local clock generation device may be adapted to generate the clock signal with a predefined clock having a first duty cycle if the control signal comprises a first state and having a second duty cycle differing from the first duty cycle if the control signal comprises a second state. For example, the control signal may be a logical signal comprising the two states logical 0 and logical 1 for controlling the clock generation.
For a reliable operation, the serial data communication control device may be adapted to derive the transmit and receive clock signal from the clock signal received from the local clock generation device after the serial data signal was received for a predefined time. The predefined time serves as a filter for filtering interference signals contained in the received data signal. Since interference signals are usually very short, i.e., much shorter than the predefined time, they cannot influence the derivation of the receive and transmit clock signal.
In a preferred embodiment of the invention, the serial data communication control device is adapted to generate a pulse of the receive clock signal triggered by the negative edge of a pulse of the clock signal when the control signal comprises a respective state.
In a preferred embodiment of the invention, the system is adapted to transmit and receive data serially according to the RS232 standard.
According to a further aspect, the invention relates to a local clock generation device for use with a system according to the invention, wherein the local clock generation device comprises an oscillator for generating a local high frequency clock signal, and a clock generation circuit adapted for generating a clock signal from the local high frequency clock signal with a duty cycle depending on a control signal. This device may be implemented for example as a separate device or in an integrated circuit comprising a serial data communication system according to the invention.
According to a yet further aspect, the invention relates to a serial data communication control device for use with a system or device according to the invention, wherein the serial data communication device comprises a transmit and receive clock generation circuit adapted to generate a control signal from a receive data signal for controlling the generation of a clock signal, and data processing circuitry for processing data received from a serial data communication device and data to be transmitted to a serial data communication device.
In a preferred embodiment, the transmit and receive clock generation circuit comprises a control signal generation circuit with a multiplexer, which receives a receive data signal and a constant signal on its input side, and a multiplexer control circuitry comprising a counter and being adapted for switching either of the input signals of the multiplexer to the multiplexer output as the control signal depending on the count of the counter.
BRIEF DESCRIPTION OF THE DRAWINGS
The aspects defined above and further aspects of the invention are apparent from the exemplary embodiments to be described hereinafter and are explained with reference to these exemplary embodiments.
The invention will be described in more detail hereinafter with reference to an exemplary embodiment. However, the invention is not limited to this exemplary embodiment.
FIG. 1 shows a schematic block circuit diagram of a serial data communication system according to the invention.
FIG. 2 shows an embodiment of a circuitry for generating a control signal for controlling the duty cycle of the clock signal generated by the local clock generation device according to the invention.
FIG. 3 shows a timing diagram with different signals generated in the data communication system of FIG. 1.
 DESCRIPTION OF EMBODIMENTS
FIG. 1 shows a schematic block circuit diagram of a serial data communication system 10 comprising a local clock generation device 12—in FIG. 1 also denoted as device A—and a serial data communication control device 14—in FIG. 1 also denoted as device B. Device B 14, for example implemented by an asynchronous microprocessor, communicates with a further device C 22, for example a Personal Computer PC, over a serial communication link 24. Device B 14 and device C 22 may serially transmit and receive data with a high data rate over the serial communication link 24 which may be for example based on a RS232 standard. However, it should be noted that the present invention is not restricted to a RS232 based serial communication link but may be applied to all asynchronous serial communication links for which no individual clock line is specified.
The local clock generation device 14 may be for example a NFC device having a 13.56 MHz quartz oscillator 26 for generating a local high frequency clock signal 28 which is highly accurate and stable. The local high frequency clock signal 28 is supplied to a clock generation circuit 30 which generates a clock signal CLK 16 with a duty cycle depending on the state of a control signal IDLE 18 received from the serial data communication control device 14. The clock signal CLK 16 is used in the serial data communication control device 14 for deriving a receive clock signal CLK_RX 20 for sampling data contained in a serial data signal received from device C 22. Furthermore, the clock signal CLK 16 is used in the serial data communication control device 14 as a basis for generating a transmit clock signal CLK_TX 21.
The serial data communication control device 14 comprises a transmit and receive clock generation circuit 32 which is designed to generate the control signal IDLE 18 from a receive data signal RX 34 as will be explained later in detail. Furthermore, the transmit and receive clock generation circuit 32 is designed to generate the receive clock signal CLK_RX 20 and the transmit clock signal CLK_TX 21, by deriving both clock signals 20 and 21 from the clock signal CLK 16. Device B 14 also comprises data processing circuitry 36 for processing data received from device C and data to be transmitted to device C 22.
FIG. 2 shows a circuitry for generating the control signal IDLE 18 from the receive data signal RX 34. The circuitry comprises a multiplexer 38 which receives on its input side the receive data signal RX 34 and a logical 0. The multiplexer 38 switches one of its inputs on its output depending on a multiplexer control signal 40, which is generated by a counter 42 and a comparator 44. The comparator 44 compares the count of the counter 42 with 0. If the count is equal to 0, the comparator 44 generates the multiplexer control signal 40 such that the receive data signal RX 34 is switched on the multiplexer output. Then, the control signal IDLE 18 is the receive data signal RX 34. If the comparison is not equal to 0, the comparator 44 generates the multiplexer control signal 40 such that the logical 0 is switched on the multiplexer output. Then, the control signal IDLE 18 is logical 0.
FIG. 3 shows in a timing diagram the course of signals of the serial data communication system 10. In the following, the function of the system 10 shown in FIG. 1 is explained in detail with regard to the signal courses shown in FIG. 3. The timing diagram shows the clock signal CLK, the transmit clock signal CLK_TX, the receive clock signal CLK_RX, and the control signal IDLE for controlling the clock signal CLK generated by the local clock generation device 12. The courses of the signals correspond to the RS232 standard protocol.
For the serial communication between the device B 14 and C 22, the following declarations must be met by the communicating devices 14 and 22:
a) both devices transmit serial data with the same frequency, i.e., the transmit clock signal CLK_TX of one device must be equal to the receive clock signal CLK_RX of the other device;
b) a serial communication between the devices is initiated by a initialization signal such as a start bit which signals to the receiving device that serial data will be sent from the transmitting device to the receiving device;
c) after the initialization signal, a predefined number of data bits, for example eight or two are sent, and after the predefined number of data bits, a stop bit signals the end of the serial data transmission.
In the diagram of FIG. 3, the serial transmission of two data streams each comprising four bits (one start, two data and one stop bit) are shown. The start bit is a logical 0 and the stop bit a logical 1 according to the RS232 standard. The timing diagram starts at time t0. In the device B 14, the receive data signal RX 34 is logical 1 since no data are transmitted from device C 22 to device B 14. The receive data signal RX 34 is switched by the multiplexer 38 to the control signal IDLE 18 (see FIG. 2). The local clock generation device 12 generates a clock signal CLK 16 with a predefined duty cycle of about 50%. The clock frequency of the clock signal CLK 16 is defined by the bit length of time t3 minus time t1 with a duty cycle of time t2 minus time t1. Each positive edge of the clock signal CLK 16 triggers the transmit and receive clock generation circuit 32 to generate a pulse of the transmit clock signal CLK_TX 21 at times t1, t3, etc. As long as no serial data are received, the transmit and receive clock generation circuit 32 outputs a logical 0 as the receive clock signal CLK_RX 20.
At time t4, device B 14 receives a signal from device C 22 which may be a start bit of a serial data transmission. On receipt of the signal, the control signal IDLE 18 is switched from logical 1 to logical 0 by the transmit and receive clock generation circuit 32. The clock generation device 12 waits for a certain time period and checks after this time period whether the control signal IDLE 18 is still logical 0 (at time t5). The certain time period corresponds to a bit length required to interpret the received signal as a start bit of a serial data transmission. It should be understood that the certain time period may be longer or shorter than the half of a bit length. However, it should be longer than the time length of typical interference signals contained in the received signal from device C 22, as will be explained later in detail.
After the certain time period, the local clock generation device A 12 interprets the control signal IDLE 18 as a start bit for receiving serial data and generates a negative edge of the clock signal CLK 16 (assuming that the clock signal CLK 16 is at time t5 logical 1). This negative edge triggers the transmit and receive clock generation circuit 32 to generate a sampling pulse of the receive clock signal CLK_RX for sampling the received serial data RX. At the same time, the transmit and receive clock generation circuit 32 starts the counter 42 (see FIG. 2) to count down for the time period of the predefined data bits of a serial transmission. In the timing diagram shown in FIG. 3, this time period equals 3 bits of data.
As long as the counter 42 counts down, the multiplexer control signal 40 switches a logical 0 to the output of the multiplexer 38 so that the control signal IDLE 18 remains logical 0 for the predefined time period of the data bits of a serial transmission. During this time period, the transmit and receive clock generation circuit 32 generates sampling pulses at times t5, t7, t8, and t9 of the receive clock signal CLK_RX. With the sampling pulses, the received serial data is sampled at the times t5, t7, t8, and t9.
At time t9, the count of the counter 42 equals 0 and, thus, the multiplexer 38 switches the received serial data RX on its output so that the control signal IDLE 18 is the received serial data RX. Since the received serial data is logical 1 when no serial data are transmitted according to the RS232 standard, also the control signal IDLE 18 is switched back from a logical 0 to a logical 1. This causes the local clock generation circuit 12 again to generate a clock signal CLK 16 with a duty cycle of about 50%, refer to time t10. Since the control signal IDLE 18 is logical 1, the transmit and receive clock generation circuit 32 again outputs a logical 0 as the receive clock signal CLK_RX 20 as derivation from the clock signal CLK 16.
Between time t11 and t12, the received serial data signal RX comprises interference pulses which also occur in the control signal IDLE 18. However, these interference pulses are shorter than half of a period and, thus, are not interpreted by the devices A 12 and B 14 as start bits of a serial data transmission. At time t13, a negative edge of the control signal IDLE 18 occurs and the control signal IDLE 18 remains logical 0 for the certain time period required to cause the clock generation device 12 to interpret the control signal IDLE 18 as a start bit for receiving serial data and to generate again a negative edge in the clock signal CLK 16 at time t14 (assuming that the clock signal CLK 16 is at time t14 logical 1). This negative edge triggers the transmit and receive clock generation circuit 32 to generate a sampling pulse of the receive clock signal CLK_RX for sampling the received serial data RX. Also at the same time, the transmit and receive clock generation circuit 32 starts the counter 42 (see FIG. 2) to count down for the time period of the predefined data bits of a serial transmission in order to sample the predefined number of bits from the received serial data RX.
According to the invention, device B 14 only consumes power when data are received or sent and data must be processed. Device B 14 processes data, which are transmitted to device C 22 or received from this device, by itself. It is also possible that device B 14 controls device A 12 via more complex signals, such as via a predefined control protocol or even via commands. The commands may be transmitted serially from device B 14 to device A 12 or also in parallel which requires more than a single control connection line.

Claims (10)

1. A serial data communication system comprising:
a local clock generation device adapted for generating a clock signal with a duty cycle depending on a control signal, and
a serial data communication control device adapted for generating the control signal depending on the receipt of a serial data signal and for deriving a transmit and receive clock signal from the clock signal received from the local clock generation device.
2. The system of claim 1, wherein the local clock generation device is adapted to generate the clock signal with a predefined clock having a first duty cycle if the control signal comprises a first state and having a second duty cycle differing from the first duty cycle if the control signal comprises a second state.
3. The system of claim 1, wherein the serial data communication control device is adapted to generate a pulse of the receive clock signal triggered by the negative edge of a pulse of the clock signal when the control signal comprises a respective state.
4. The system according to claim 1, wherein it is adapted to transmit and receive data serially according to the RS232 standard.
5. The system of claim 1, wherein the local clock generation device includes:
an oscillator for generating a local high frequency clock signal, and
a clock generation circuit adapted for generating a clock signal from the local high frequency clock signal with a duty cycle depending on a control signal.
6. A serial data communication system comprising
a local clock generation device adapted for generating a clock signal with a duty cycle depending on a control signal,
a serial data communication control device adapted for generating the control signal depending on the receipt of a serial data signal and for deriving a transmit and receive clock signal from the clock signal received from the local clock generation device, and
wherein the serial data communication control device is adapted to derive the transmit and receive clock signal from the clock signal received from the local clock generation device after the serial data signal was received for a predefined time.
7. A serial data communication control device comprising
a transmit and receive clock generation circuit coupled to an input of the serial data communication control device and adapted to generate a control signal from a receive data signal, received at the input, for controlling the generation of a clock signal,
data processing circuitry coupled to the input and configured and adapted to process data received from a serial data communication device, via the input, and data to be transmitted to a serial data communication device, and
wherein the transmit and receive clock generation circuit comprises a control signal generation circuit with a multiplexer, which receives a receive data signal and a constant signal on its input side, and a multiplexer control circuitry comprising a counter and being adapted for switching either of the input signals of the multiplexer to the multiplexer output as the control signal depending on the count of the counter.
8. A serial data communication method, comprising:
a local clock generation device generating a clock signal with a duty cycle depending on a control signal, and
a serial data communication control device generating the control signal depending on the receipt of a serial data signal and deriving a transmit and receive clock signal from the clock signal received from the local clock generation device.
9. A serial data communication system, comprising:
a serial data communication control device configured and arranged to:
receive and process data signals; and
generate a control signal, for generating a local clock signal depending on the receipt of a serial data signal, from the data signals;
an oscillator configured and arranged to generate a first clock cycle that is independent from the data signals; and
a local clock generation circuit configured and arranged to adjust the duty cycle of the first clock signal clock signal according to the control signals generated from the data signals to generate the local clock signal.
10. A serial data communication system, comprising:
a serial data communication control device configured and arranged to:
receive and process data signals; and
generate a control signal, for generating a local clock signal, from the data signals;
an oscillator configured and arranged to generate an first clock cycle that is independent from the data signals;
a local clock generation circuit configured and arranged to adjust the duty cycle of the first clock signal clock signal according to the control signals generated from the data signals to generate the local clock signal; and
wherein the serial data communication control device includes:
a multiplexor configured and arranged to receive the data signals on a first input and a logical 0 on a second input, a signal output from an output of the multiplexor being the control signal; and
a multiplexor control circuit configured and arranged to:
cause the second input of the multiplexor to be coupled to the output of the multiplexor in response to an accumulated number bits of the data signals being less than a predefined number of bits, the predefined number of bits being greater than 0; and
cause the first input of the multiplexor to be coupled to the output of the multiplexor in response to the accumulated number of bits of the data signals being greater than or equal to the predefined number of bits.
US12/159,966 2006-01-03 2006-12-14 Serial data communication system and method Active 2029-10-20 US8284823B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP06100035.2 2006-01-03
EP06100035 2006-01-03
EP06100035 2006-01-03
PCT/IB2006/054845 WO2007077501A1 (en) 2006-01-03 2006-12-14 Serial data communication system and method

Publications (2)

Publication Number Publication Date
US20090010371A1 US20090010371A1 (en) 2009-01-08
US8284823B2 true US8284823B2 (en) 2012-10-09

Family

ID=37989061

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/159,966 Active 2029-10-20 US8284823B2 (en) 2006-01-03 2006-12-14 Serial data communication system and method

Country Status (7)

Country Link
US (1) US8284823B2 (en)
EP (1) EP1972058B1 (en)
JP (1) JP2009522902A (en)
CN (1) CN101351966A (en)
AT (1) ATE502441T1 (en)
DE (1) DE602006020778D1 (en)
WO (1) WO2007077501A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8680690B1 (en) 2012-12-07 2014-03-25 Nxp B.V. Bond wire arrangement for efficient signal transmission
US8867592B2 (en) 2012-05-09 2014-10-21 Nxp B.V. Capacitive isolated voltage domains
US8896377B1 (en) 2013-05-29 2014-11-25 Nxp B.V. Apparatus for common mode suppression
US9007141B2 (en) 2012-05-23 2015-04-14 Nxp B.V. Interface for communication between voltage domains
US9467060B2 (en) 2013-04-03 2016-10-11 Nxp B.V. Capacitive level shifter devices, methods and systems

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112011105523A5 (en) * 2011-08-11 2014-04-30 Balluff Gmbh Reading transfer device
CN106611924B (en) * 2015-10-21 2019-08-27 天地融科技股份有限公司 A kind of communication equipment, switching device and communication system
US11257446B2 (en) * 2019-08-09 2022-02-22 Sharp Kabushiki Kaisha Liquid crystal display device

Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US161068A (en) 1875-03-23 Improvement in hydraulic engines
US3273033A (en) 1963-08-29 1966-09-13 Litton Systems Inc Multidielectric thin film capacitors
US4292595A (en) 1979-11-13 1981-09-29 Burr-Brown Research Corporation Capacitance coupled isolation amplifier and method
US4748419A (en) 1986-04-28 1988-05-31 Burr-Brown Corporation Isolation amplifier with precise timing of signals coupled across isolation barrier
GB2204467A (en) 1987-04-22 1988-11-09 Silicon Systems Inc Method and apparatus for generating a data recovery window
US5138436A (en) 1990-11-16 1992-08-11 Ball Corporation Interconnect package having means for waveguide transmission of rf signals
US5187637A (en) 1992-02-14 1993-02-16 At&T Bell Laboratories Monolithic high-voltage capacitor
US5187636A (en) 1991-07-18 1993-02-16 Rohm Co., Ltd. Dielectric device
US5321597A (en) 1991-03-22 1994-06-14 Gec Alsthom Sa Galvanic isolation device for direct current electrical signals or electrical signals likely to include a direct current component
US6271131B1 (en) 1998-08-26 2001-08-07 Micron Technology, Inc. Methods for forming rhodium-containing layers such as platinum-rhodium barrier layers
US6331999B1 (en) * 1998-01-15 2001-12-18 Lsi Logic Corporation Serial data transceiver architecture and test method for measuring the amount of jitter within a serial data stream
US20010052623A1 (en) 2000-03-30 2001-12-20 Atsushi Kameyama Semiconductor integrated circuit
US6347395B1 (en) 1998-12-18 2002-02-12 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for rapid silicon prototyping
US20020021144A1 (en) 2000-07-12 2002-02-21 Morgan Mark W. Three-volt TIA/EIA-485 driver circuit
US6429735B1 (en) 2001-08-29 2002-08-06 National Semiconductor Corporation High speed output buffer
US20020184544A1 (en) 2001-05-31 2002-12-05 Ivan Svestka Parallel data communication consuming low power
US20020186058A1 (en) 2001-05-01 2002-12-12 Prodanov Vladimir I. Buffer interface architecture
US6507226B2 (en) 2000-07-31 2003-01-14 Intersil Americas Inc. Power device driving circuit and associated methods
EP1291918A2 (en) 2001-09-06 2003-03-12 Programmable Silicon Solutions Integrated radio frequency circuits
US6636166B2 (en) 2001-05-31 2003-10-21 Koninklijke Philips Electronics N.V. Parallel communication based on balanced data-bit encoding
US20030214346A1 (en) 2002-02-25 2003-11-20 Stmicroelectronics S.R.I. Charge pump for negative voltages
US6664859B1 (en) 2002-09-13 2003-12-16 Faaday Technology Crop. State machine based phase-lock-loop for USB clock recovery
US20040076192A1 (en) * 1999-10-19 2004-04-22 Rambus Inc. Calibrated data communication system and method
US20040159893A1 (en) 2003-02-14 2004-08-19 Akinao Kitahara Semiconductor device and method for manufacturing the same
US6809569B2 (en) * 2002-02-28 2004-10-26 Rambus Inc. Circuit, apparatus and method having a cross-coupled load with current mirrors
US6839862B2 (en) 2001-05-31 2005-01-04 Koninklijke Philips Electronics N.V. Parallel data communication having skew intolerant data groups
US6882046B2 (en) 2001-07-09 2005-04-19 Koninklijke Phillips Electronics N.V. Single package containing multiple integrated circuit devices
US20050127452A1 (en) 2003-12-05 2005-06-16 Intel Corporation (A Delaware Corporation) Resistive isolation between a body and a body contact
US6920576B2 (en) 2001-05-31 2005-07-19 Koninklijke Philips Electronics N.V. Parallel data communication having multiple sync codes
US20050174156A1 (en) * 2004-02-05 2005-08-11 Lin Wu Systems and methods of performing duty cycle control
EP1564884A1 (en) 2002-10-31 2005-08-17 Thine Electronics, Inc. Differential circuit and receiver with same
US20060138595A1 (en) 2002-11-27 2006-06-29 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US7199617B1 (en) 2004-11-12 2007-04-03 Intel Corporation Level shifter
US20070075784A1 (en) 2004-02-05 2007-04-05 Ola Pettersson Radio frequency power amplifier
US7302247B2 (en) 2004-06-03 2007-11-27 Silicon Laboratories Inc. Spread spectrum isolator
US7376212B2 (en) 2004-06-03 2008-05-20 Silicon Laboratories Inc. RF isolator with differential input/output
US7400173B1 (en) 2003-09-19 2008-07-15 Cypress Semicondductor Corp. Differential receiver with wide input common mode range and low duty cycle distortion
US20080174360A1 (en) 2007-01-23 2008-07-24 Etron Technology, Inc. Charge pump circuit for high voltage generation
US7411421B1 (en) 2005-12-07 2008-08-12 Altera Corporation Apparatus and method for generating differential signal using single-ended drivers
US7421028B2 (en) 2004-06-03 2008-09-02 Silicon Laboratories Inc. Transformer isolator for digital power supply
US7447492B2 (en) 2004-06-03 2008-11-04 Silicon Laboratories Inc. On chip transformer isolator
US20080290444A1 (en) 2007-05-24 2008-11-27 Philip John Crawley Capacitor structure in a semiconductor device
US7460604B2 (en) 2004-06-03 2008-12-02 Silicon Laboratories Inc. RF isolator for isolating voltage sensing and gate drivers
US20090146760A1 (en) 2006-05-15 2009-06-11 Nxp B.V. Assembly, chip and method of operating
US7577223B2 (en) 2004-06-03 2009-08-18 Silicon Laboratories Inc. Multiplexed RF isolator circuit
US20090213914A1 (en) 2004-06-03 2009-08-27 Silicon Laboratories Inc. Capacitive isolation circuitry
US20090237858A1 (en) 2005-12-22 2009-09-24 Steeneken Peter G Arrangement of MEMS Devices Having Series Coupled Capacitors
US20100052826A1 (en) 2004-06-03 2010-03-04 Silicon Laboratories Inc. Isolator with complementary configurable memory
US7737871B2 (en) 2004-06-03 2010-06-15 Silicon Laboratories Inc. MCU with integrated voltage isolator to provide a galvanic isolation between input and output
US7738568B2 (en) 2004-06-03 2010-06-15 Silicon Laboratories Inc. Multiplexed RF isolator
US7755400B2 (en) 2008-05-29 2010-07-13 Texas Instruments Incorporated Systems and methods of digital isolation with AC/DC channel merging
US7821428B2 (en) 2004-06-03 2010-10-26 Silicon Laboratories Inc. MCU with integrated voltage isolator and integrated galvanically isolated asynchronous serial data link
US20100327940A1 (en) 2009-06-26 2010-12-30 William Richard Eisenstadt Embedded phase noise measurement system
US20110006814A1 (en) 2009-07-02 2011-01-13 Nxp B.V. Power stage
US7902627B2 (en) 2004-06-03 2011-03-08 Silicon Laboratories Inc. Capacitive isolation circuitry with improved common mode detector
US8049573B2 (en) 2004-06-03 2011-11-01 Silicon Laboratories Inc. Bidirectional multiplexed RF isolator
US8169108B2 (en) 2004-06-03 2012-05-01 Silicon Laboratories Inc. Capacitive isolator

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7298807B2 (en) 2003-02-11 2007-11-20 Rambus Inc. Circuit, apparatus and method for adjusting a duty-cycle of a clock signal in response to incoming serial data

Patent Citations (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US161068A (en) 1875-03-23 Improvement in hydraulic engines
US3273033A (en) 1963-08-29 1966-09-13 Litton Systems Inc Multidielectric thin film capacitors
US4292595A (en) 1979-11-13 1981-09-29 Burr-Brown Research Corporation Capacitance coupled isolation amplifier and method
US4748419A (en) 1986-04-28 1988-05-31 Burr-Brown Corporation Isolation amplifier with precise timing of signals coupled across isolation barrier
GB2204467A (en) 1987-04-22 1988-11-09 Silicon Systems Inc Method and apparatus for generating a data recovery window
US5138436A (en) 1990-11-16 1992-08-11 Ball Corporation Interconnect package having means for waveguide transmission of rf signals
US5321597A (en) 1991-03-22 1994-06-14 Gec Alsthom Sa Galvanic isolation device for direct current electrical signals or electrical signals likely to include a direct current component
US5187636A (en) 1991-07-18 1993-02-16 Rohm Co., Ltd. Dielectric device
US5187637A (en) 1992-02-14 1993-02-16 At&T Bell Laboratories Monolithic high-voltage capacitor
US6331999B1 (en) * 1998-01-15 2001-12-18 Lsi Logic Corporation Serial data transceiver architecture and test method for measuring the amount of jitter within a serial data stream
US6271131B1 (en) 1998-08-26 2001-08-07 Micron Technology, Inc. Methods for forming rhodium-containing layers such as platinum-rhodium barrier layers
US6347395B1 (en) 1998-12-18 2002-02-12 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for rapid silicon prototyping
US20040076192A1 (en) * 1999-10-19 2004-04-22 Rambus Inc. Calibrated data communication system and method
US20010052623A1 (en) 2000-03-30 2001-12-20 Atsushi Kameyama Semiconductor integrated circuit
US20020021144A1 (en) 2000-07-12 2002-02-21 Morgan Mark W. Three-volt TIA/EIA-485 driver circuit
US6507226B2 (en) 2000-07-31 2003-01-14 Intersil Americas Inc. Power device driving circuit and associated methods
US20020186058A1 (en) 2001-05-01 2002-12-12 Prodanov Vladimir I. Buffer interface architecture
US20020184544A1 (en) 2001-05-31 2002-12-05 Ivan Svestka Parallel data communication consuming low power
US6636166B2 (en) 2001-05-31 2003-10-21 Koninklijke Philips Electronics N.V. Parallel communication based on balanced data-bit encoding
US6859883B2 (en) 2001-05-31 2005-02-22 Koninklijke Philips Electronics N.V. Parallel data communication consuming low power
US6839862B2 (en) 2001-05-31 2005-01-04 Koninklijke Philips Electronics N.V. Parallel data communication having skew intolerant data groups
US6920576B2 (en) 2001-05-31 2005-07-19 Koninklijke Philips Electronics N.V. Parallel data communication having multiple sync codes
US6882046B2 (en) 2001-07-09 2005-04-19 Koninklijke Phillips Electronics N.V. Single package containing multiple integrated circuit devices
US6429735B1 (en) 2001-08-29 2002-08-06 National Semiconductor Corporation High speed output buffer
EP1291918A2 (en) 2001-09-06 2003-03-12 Programmable Silicon Solutions Integrated radio frequency circuits
US20030214346A1 (en) 2002-02-25 2003-11-20 Stmicroelectronics S.R.I. Charge pump for negative voltages
US6809569B2 (en) * 2002-02-28 2004-10-26 Rambus Inc. Circuit, apparatus and method having a cross-coupled load with current mirrors
US6664859B1 (en) 2002-09-13 2003-12-16 Faaday Technology Crop. State machine based phase-lock-loop for USB clock recovery
EP1564884A1 (en) 2002-10-31 2005-08-17 Thine Electronics, Inc. Differential circuit and receiver with same
US20060138595A1 (en) 2002-11-27 2006-06-29 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US20040159893A1 (en) 2003-02-14 2004-08-19 Akinao Kitahara Semiconductor device and method for manufacturing the same
US7400173B1 (en) 2003-09-19 2008-07-15 Cypress Semicondductor Corp. Differential receiver with wide input common mode range and low duty cycle distortion
US20050127452A1 (en) 2003-12-05 2005-06-16 Intel Corporation (A Delaware Corporation) Resistive isolation between a body and a body contact
US20050174156A1 (en) * 2004-02-05 2005-08-11 Lin Wu Systems and methods of performing duty cycle control
US20070075784A1 (en) 2004-02-05 2007-04-05 Ola Pettersson Radio frequency power amplifier
US7577223B2 (en) 2004-06-03 2009-08-18 Silicon Laboratories Inc. Multiplexed RF isolator circuit
US7821428B2 (en) 2004-06-03 2010-10-26 Silicon Laboratories Inc. MCU with integrated voltage isolator and integrated galvanically isolated asynchronous serial data link
US7302247B2 (en) 2004-06-03 2007-11-27 Silicon Laboratories Inc. Spread spectrum isolator
US8169108B2 (en) 2004-06-03 2012-05-01 Silicon Laboratories Inc. Capacitive isolator
US8064872B2 (en) 2004-06-03 2011-11-22 Silicon Laboratories Inc. On chip transformer isolator
US7421028B2 (en) 2004-06-03 2008-09-02 Silicon Laboratories Inc. Transformer isolator for digital power supply
US7447492B2 (en) 2004-06-03 2008-11-04 Silicon Laboratories Inc. On chip transformer isolator
US8049573B2 (en) 2004-06-03 2011-11-01 Silicon Laboratories Inc. Bidirectional multiplexed RF isolator
US7460604B2 (en) 2004-06-03 2008-12-02 Silicon Laboratories Inc. RF isolator for isolating voltage sensing and gate drivers
US7902627B2 (en) 2004-06-03 2011-03-08 Silicon Laboratories Inc. Capacitive isolation circuitry with improved common mode detector
US7856219B2 (en) 2004-06-03 2010-12-21 Silicon Laboratories Inc. Transformer coils for providing voltage isolation
US20090213914A1 (en) 2004-06-03 2009-08-27 Silicon Laboratories Inc. Capacitive isolation circuitry
US7376212B2 (en) 2004-06-03 2008-05-20 Silicon Laboratories Inc. RF isolator with differential input/output
US7650130B2 (en) 2004-06-03 2010-01-19 Silicon Laboratories Inc. Spread spectrum isolator
US20100052826A1 (en) 2004-06-03 2010-03-04 Silicon Laboratories Inc. Isolator with complementary configurable memory
US20100118918A1 (en) 2004-06-03 2010-05-13 Silicon Laboratories Inc. Spread spectrum isolator
US7737871B2 (en) 2004-06-03 2010-06-15 Silicon Laboratories Inc. MCU with integrated voltage isolator to provide a galvanic isolation between input and output
US7738568B2 (en) 2004-06-03 2010-06-15 Silicon Laboratories Inc. Multiplexed RF isolator
US7199617B1 (en) 2004-11-12 2007-04-03 Intel Corporation Level shifter
US7411421B1 (en) 2005-12-07 2008-08-12 Altera Corporation Apparatus and method for generating differential signal using single-ended drivers
US20090237858A1 (en) 2005-12-22 2009-09-24 Steeneken Peter G Arrangement of MEMS Devices Having Series Coupled Capacitors
US20090146760A1 (en) 2006-05-15 2009-06-11 Nxp B.V. Assembly, chip and method of operating
US20080174360A1 (en) 2007-01-23 2008-07-24 Etron Technology, Inc. Charge pump circuit for high voltage generation
US20080290444A1 (en) 2007-05-24 2008-11-27 Philip John Crawley Capacitor structure in a semiconductor device
US7755400B2 (en) 2008-05-29 2010-07-13 Texas Instruments Incorporated Systems and methods of digital isolation with AC/DC channel merging
US20100327940A1 (en) 2009-06-26 2010-12-30 William Richard Eisenstadt Embedded phase noise measurement system
US20110006814A1 (en) 2009-07-02 2011-01-13 Nxp B.V. Power stage

Non-Patent Citations (24)

* Cited by examiner, † Cited by third party
Title
Adrian Paskins, "The IEEE 1394 BUS", The Institution of Electrical Engineers Conference, May 12, 1997.
Burr Brown, An error analysis of the ISO102 in a small signal measuring application, Application Bulletin, Burr Brown Corporation, 1994.
Burr Brown, Hybrid Isolation Amps Zap Price and Voltage Barriers, Application Bulletin, Burr Brown Corporation, 1994.
Burr Brown, ISO 102, ISO 106 Signal Isolation Buffer Amplifiers, Datasheet, Burr Brown Corporation, 1995.
Burr Brown, ISO 103, Low Cost, Internally Powered Isolation Amplifier, IC Publication Datasheet, Burr Brown Corporation, 1989.
Burr Brown, Noise Sources in Applications Using Capacitive Coupled Isolated Amplifiers, Application Bulletin, Burr Brown Corporation, 1993.
Eugenio Culurciello, et al., "Capacitive inter-chip data and power transfer for 3-D VLSI" IEEE Trans. Circuits Syst. II, vol. 53, No. 12, pp. 1348-1352, 2006.
Geoffrey Marcus, et al., "A Monolithic Isolation Amplifier in silicon-on-isolator CMOS: Testing and Applications", Analog Integr. Circ. Sig. Process, Jun. 27, 2006.
Greg Smith, "Hybrid Isolation Amps Zap Price and Voltage Barriers" Electronic Design, Dec. 11, 1986, pp. 91-?.
Infineon Technologies, IVAX Integrated Voice & ADSL Transceiver, PEB35512, PEB55508, PEB3558, PEB4565, PEB4566, Datasheet, Infineon Technologies AG, 2001.
Inoue, A., et al "A high efficiency, high voltage, balanced cascode FET", IEEE International Microwave Symposium, Jun. 1995.
J. Basilio Simoes, et al., "The Optical Coupling of Analog Signals" IEEE Transaction on Nuclear Science, vol. 43, No. 3, Jun. 1996, pp. 1672-1674.
LANTRONIX, Xpress-DR+Wireless, Datasheet, LANTRONIX, 2006.
phyCORE-MCF548x Hardware Manual, PHYTEC Technology Holding Company, Jan. 2005.
Richard Crisp, "Direct Rambus Technology: The New Main Memory Standard" IEEE Micro, Nov./Dec. 1997, pp. 18-28.
S. M. Sze, "Semiconductor Devices Physics and Technology", 2nd Edition, John Wiley and Sons, Inc., pp. 493-494 and 503-507, 1985, 2002.
Scott Irwin, XILINX, "Usage Models for multi-gigabit serial transceivers", WP157, V.1.0, Mar. 15, 2002.
Scott Wayne, "Finding the Needle in a Haystack: Measuring Small differential voltages in the presence of large-common mode voltages", Analog Dialogue, 34-1, 2000, pp. 1-4.
Stephen L. Diamond, "IEEE 1394: Status and growth path", IEEE Micro, Jun. 1996, pp. 75-78.
Stephen Mick, et al., "Packaging Technology for AC Coupled Interconnection", IEEE Flip-Chip Conference, 2002.
Thaddeus J. Gabara, et al., "Capacitive coupling and quantized feedback applied to conventional CMOS technology" IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997.
Thomas Nilsson, "A distributed combined heat and power plant control unit", Master Thesis, Linköping Institute of Technology, Dec. 16, 1997.
Wally Meinel, et al., "Hermetic Analog Isolation Amplifier", Proceedings of the 1987 International Symposium on Microelectronics, Minneapolis, Sep. 1987.
William B. Kuhn, et al., "An RF-based IEEE 1394 Ground Isolator designed in silicon-on-insulator process" Circuits and Systems, 2001. MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest Symposium on ,vol. 2 , Aug. 14-17, 2001.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8867592B2 (en) 2012-05-09 2014-10-21 Nxp B.V. Capacitive isolated voltage domains
US9007141B2 (en) 2012-05-23 2015-04-14 Nxp B.V. Interface for communication between voltage domains
US8680690B1 (en) 2012-12-07 2014-03-25 Nxp B.V. Bond wire arrangement for efficient signal transmission
US9467060B2 (en) 2013-04-03 2016-10-11 Nxp B.V. Capacitive level shifter devices, methods and systems
US8896377B1 (en) 2013-05-29 2014-11-25 Nxp B.V. Apparatus for common mode suppression

Also Published As

Publication number Publication date
DE602006020778D1 (en) 2011-04-28
EP1972058B1 (en) 2011-03-16
EP1972058A1 (en) 2008-09-24
CN101351966A (en) 2009-01-21
WO2007077501A1 (en) 2007-07-12
US20090010371A1 (en) 2009-01-08
JP2009522902A (en) 2009-06-11
ATE502441T1 (en) 2011-04-15

Similar Documents

Publication Publication Date Title
US8284823B2 (en) Serial data communication system and method
US6011821A (en) Process for synchronization of matching circuits of a communication system with several modules
CN102855169A (en) Compliance mode detection from limited information
US20030053574A1 (en) Adaptive sampling
EP1643647A1 (en) Device and method for matching output impedance in signal transmission system
US11606185B2 (en) Detection of physical layer parameter of a master device in an ethernet network
US7925913B1 (en) CDR control architecture for robust low-latency exit from the power-saving mode of an embedded CDR in a programmable integrated circuit device
WO2005066765A2 (en) Optimizing exit latency from an active power management state
US9047421B2 (en) Serial link buffer fill-level compensation using multi-purpose start of protocol data unit timing characters
CN101604182A (en) Automatically adjust the method and the clock frequency regulating circuit of clock frequency
US5469285A (en) Method and equipment for bidirectional data transmission (full-duplex)
CN112051889A (en) Clock frequency self-adaptive adjusting method of I2C bus, master device and device system
JPH04222130A (en) Interference detection circuit
US20060121866A1 (en) Squelch circuit and communication apparatus used with the same
CN104412221B (en) Data transmission between clock domain
US6834085B1 (en) Low power signal detection for autonegotiation
EP3662349B1 (en) Systems and methods providing a low-power mode for serial links
WO2021150653A1 (en) Eusb2 to usb 2.0 data transmission with surplus sync bits
US7159138B2 (en) Method and apparatus for data transfer between at least two modules interconnected by a serial data bus
US8831017B2 (en) Data output adjustment apparatus, data output adjustment method, RGMII network system and RGMII network communication path change method
CN116436489A (en) UART interaction system and method in half-duplex mode
CN100466566C (en) Automatic configuration equipment for linking network media and its method
US20030002589A1 (en) Serial communication circuit and serial transmitting and receiving system
JP2538682B2 (en) Reference clock source automatic switching method
CN117857001A (en) MAC controller and data signal transmission method

Legal Events

Date Code Title Description
AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BREITFUSS, KLEMENS;REEL/FRAME:021190/0155

Effective date: 20070919

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058

Effective date: 20160218

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001

Effective date: 20160218

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12