US8650366B2 - Memory system capable of enhancing writing protection and related method - Google Patents

Memory system capable of enhancing writing protection and related method Download PDF

Info

Publication number
US8650366B2
US8650366B2 US12/900,489 US90048910A US8650366B2 US 8650366 B2 US8650366 B2 US 8650366B2 US 90048910 A US90048910 A US 90048910A US 8650366 B2 US8650366 B2 US 8650366B2
Authority
US
United States
Prior art keywords
writing
period
memory device
data
data writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/900,489
Other versions
US20110289259A1 (en
Inventor
Hsu-Ming Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wistron Corp
Original Assignee
Wistron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wistron Corp filed Critical Wistron Corp
Assigned to WISTRON CORPORATION reassignment WISTRON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, HSU-MING
Publication of US20110289259A1 publication Critical patent/US20110289259A1/en
Application granted granted Critical
Publication of US8650366B2 publication Critical patent/US8650366B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1433—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/202—Non-volatile memory
    • G06F2212/2022—Flash memory

Definitions

  • the present invention relates to a memory system and related method, and more particularly, to a memory system capable of reducing writing error occurrences effectively to enhance writing protection and related method.
  • a memory device is an essential part of an electronic product.
  • the memory device is usually utilized for storing digital data and programs to be accessed by a processor.
  • many electronic products can offer multiple functions, such as multimedia, mobile, and network functions, each of which demands more memory allocation for its application.
  • memory is classified into two types: one time programmable memory and multi-time programmable memory.
  • a one time programmable memory such as a read only memory (ROM) can only be programmed once. As soon as data is written into the one time programmable memory, the one time programmable memory can not be erased and rewritten to update the data.
  • a multi-time programmable memory such as a flash memory, can be written, erased and rewritten many times.
  • the multi-time programmable memory may experience error occurrences.
  • the data stored in the memory may be destroyed due to an instable power supply, instable control signal, or an unexpected power problem in the instant that power is turned on or off.
  • part or all of data stored in the memory may be overwritten or erased wrongly, causing permanent damage. Therefore, the data stored in the memory may be corrupted or incomplete, and therefore nonfunctional.
  • system data such as a basic input output system (BIOS) code or an embedded controller (EC) code
  • BIOS basic input output system
  • EC embedded controller
  • the prior art usually adopts a writing protection scheme for the memory device by using a software or hardware design for protecting the data.
  • the prior art may set a writing protection period for the memory device by using software configuration, and utilize commands to limit any writing or erasing operation in the memory device during the writing protection period.
  • the data stored in the memory device will not be varied if the memory device encounters the above-mentioned external factors during the writing protection period.
  • the prior art can also use hardware design to provide the writing protection scheme.
  • the prior art uses the EC to restrict the writing process of the memory device through general purpose input output (GPIO) pins, and therefore, the memory device can avoid error writing or error erasing occurrences during the writing protection period.
  • GPIO general purpose input output
  • the writing protection schemes designed with software or hardware of the prior art only prevent erroneous writing to the memory device during the writing protection period.
  • Various data writing processes may require various processing times, but an allowable data writing period is often a fixed length of time in the prior art.
  • the memory device may also suffer the erroneous writing during the data writing period when normal data have been written to the memory device.
  • FIG. 1 is a schematic diagram illustrating the data writing operating according to the prior art.
  • a period X (timing point A to timing point B) and a period Z (timing point C to timing point D) are, respectively, writing protection periods
  • a period Y (timing point B to timing point C) is a data writing period.
  • the data type and the amount of data written to the memory device during the period Y are uncertain for each data writing process, but the period Y is often an interval having a fixed length of time in the prior art. In such a situation, as shown in FIG. 1 , the required processing time of a data writing operation may be shorter than the length of the period Y.
  • a data writing process performed in the memory device begins at the timing point B, and all expected data writing operations have been finished by the timing point C′.
  • a blank period (timing point C′ to timing point C) exists, during which no data writing processing is applied.
  • the unexpected data will be written to the memory device, causing an erroneous writing situation.
  • an unstable power supply may cause an unexpected signal variation during the blank period, which the memory device will take to be a normal data signal, causing an erroneous writing situation.
  • an unnecessary blank time may remain in the data writing period in the prior art, which may easily lead to erroneous data writing.
  • the present invention discloses a memory system, comprising: a memory device for storing data; a first control unit coupled to the memory device for prohibiting a data writing process performed on the memory device during a writing protection period; and a second control unit coupled to the memory device for allowing the data writing process to be performed in the memory device according to a writing period after the writing protection period, wherein the writing period is related to the data writing process.
  • the present invention further discloses a method for enhancing writing protection of a memory device, comprising: prohibiting a data writing process performed on the memory device during a writing protection period; and allowing the data writing process to be performed in the memory device according to a writing period after the writing protection period, wherein the writing period is related to the data writing process
  • FIG. 1 is a schematic diagram illustrating the data writing operating according to the prior art.
  • FIG. 2 is a schematic diagram of a memory system according to an embodiment of the invention.
  • FIG. 3 is a schematic diagram of operation of the data writing process and the writing protection process according to an embodiment of the invention.
  • FIG. 4 is a schematic diagram of a procedure according to an embodiment of the invention.
  • FIG. 2 is a schematic diagram of a memory system 20 according to an embodiment of the invention.
  • the memory system 20 includes a memory device 202 , a first control unit 204 , and a second control unit 206 .
  • the memory device 202 is utilized for storing data and programs accessible by a processor.
  • the memory device can be a flash memory, but this should not be a limitation of the invention.
  • the first control unit 204 is coupled to the memory device 202 for prohibiting a data writing process performed on the memory device 202 during a writing protection period T WR .
  • the second control unit 206 is coupled to the memory device 202 for allowing the data writing process to be performed in the memory device 202 according to a writing period T W after the end of the writing protection period T WR .
  • the writing period T W is related to the data writing process. For example, length of the writing period T W depends on a processing time of the data writing process.
  • the writing period T W starts from the end of the writing protection period T WR and ends before the next writing protection period T WR . In other words, the writing period T W is the time interval between two consecutive writing protection periods.
  • the first control unit 204 is capable of applying writing protection to the memory device 202 according to system demand.
  • the first control unit 204 is able to restrain any data writing process to be performed on the memory device 202 during the writing protection period T WR so that there is no data being written to or erased in the memory device 202 during the writing protection period T WR .
  • the time interval between two consecutive writing protection periods is usually a period for data writing operations or data erasing operations. In the embodiment, suppose the writing period T W begins after the end of the previous writing protection period T WR .
  • the second control unit 206 can control the data writing process to be performed in the memory device 202 at the beginning of each writing period T W and arrange to stop the data writing process from being performed in the memory device 202 at the end of each writing period T.
  • length of the writing period T W varies with each data writing process.
  • the writing period T W can be set according to the required processing time of the corresponding data writing process so that the corresponding data writing process can be finished completely during the set writing period T W . Therefore, through the control operation of the second control unit 206 , the memory device 202 can enter into a writing protection state in advance without waiting until the beginning of the next writing protection period T WR .
  • the invention can avoid any erroneous writing or erroneous erasing situations in the memory device 202 in a blank period between two consecutive writing protection periods effectively.
  • the invention can arrange the memory device 202 to enter the writing protection state immediately when the expected data have been written to the memory device according to the data writing situation with the corresponding writing period T W . Therefore, data erroneous writing or erasing situation caused by unexpected external events will not occur in the memory device 202 during the blank period (i.e. from the timing point of the data writing process finishing to the timing point of the next writing protection period T WR beginning).
  • the second control unit 206 further includes a writing counter 208 for counting the writing period T W .
  • the writing counter 208 begins to count after the end of the previous writing protection period T WR .
  • the second control unit 206 can also inform the memory device 202 to start the data writing process.
  • the writing counter 208 can count the length of the writing period T W with the required processing time of the data writing process.
  • the second control unit 206 is capable of stopping all data writing processes when the writing counter 208 stops counting so that the memory device 202 can enter into a writing protection state. Therefore, the data writing process can be performed in the memory device 202 without constraint of the first control unit 204 after the end of each writing protection period T WR .
  • the second control unit 206 can allow the data writing process according to the writing period T W , and the memory device 202 can enter into a writing protection state in advance so as to reduce extra erroneous writing or erasing occurrences in the memory device 202 .
  • the memory system 20 shown in FIG. 2 represents an exemplary embodiment of the invention and those skilled in the art can make alternations and modifications accordingly.
  • the memory device 202 can be any kind of memory which can be read or written repeatedly.
  • the first control unit 204 can be realized in software or hardware designs.
  • the second control unit 206 can be a memory controller, an embedded controller, or other external control devices.
  • the above-mentioned data writing process includes a data writing process performed in the memory device 202 and a data erasing process performed in the memory device 202 .
  • the above-mentioned data writing process includes all operating processes that vary data in the memory device 202 .
  • FIG. 3 is a schematic diagram of operation of a data writing process and a writing protection process according to an embodiment of the invention.
  • the memory device 202 is a serial peripheral interface (SPI) flash memory for storing a basic input/output system code (BIOS) code and an embedded control code of an embedded controller.
  • the first control unit 204 may put the memory device 202 into a writing protection state when data need not be written to the memory device 202 , such as during the writing protection periods T WR1 and T WR2 .
  • the writing counter 208 is capable of starting to count at the end of the writing protection period T WR , i.e. the timing point B, and the second control unit 206 begins to enable the corresponding data writing process performed in the memory device 202 .
  • the length of the required process time of the data writing process performed on the memory device 202 is equal to the writing period T W (from time point B to time point C′).
  • the writing counter 208 may stop counting at the time point C′, and the second control unit 206 stops the data writing process to be performed at the time point C′ accordingly.
  • the memory device 202 may enter the writing protection state in advance without waiting until the timing point C. As a result, the memory device 202 can avoid any possible erroneous writing situations during the blank period (from the timing point C′ to the timing point C).
  • FIG. 4 is a schematic diagram of a procedure 40 according to an embodiment of the invention.
  • the procedure 40 comprises the following steps:
  • Step 400 Start.
  • Step 402 Utilize the first control unit 204 to prohibit data writing process performed on the memory device 202 during writing protection period T WR .
  • Step 404 Utilize the second control unit 206 to allow data writing process to be performed in the memory device 202 according to writing period T W after end of the writing protection period T WR , wherein the writing period T W is related to data writing process.
  • Step 406 End.
  • the procedure 40 is utilized for illustrating the implementation of the memory system 20 .
  • Related variations and detailed description can be referred from the foregoing description, so as not to be narrated again herein.
  • the invention can arrange the memory device 202 to enter writing protection status immediately when the expected data have been written to the memory device according to data writing situation with corresponding writing period T W . Therefore, data erroneous writing or erasing situations will not occur in the memory device 202 caused by unexpected external events during the blank period (i.e. from the timing point of the data writing process finishing to the timing point of the next writing protection period T WR beginning).

Abstract

A memory system is disclosed. The memory system includes a memory device, a first control unit, and a second control unit. The memory device is utilized for storing data. The first control unit is coupled to the memory device for prohibiting a data writing process performed on the memory device during a writing protection period. The second control unit is coupled to the memory device for allowing the data writing process to be performed in the memory device according to a writing period after the writing protection period, wherein the writing period is related to the data writing process.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a memory system and related method, and more particularly, to a memory system capable of reducing writing error occurrences effectively to enhance writing protection and related method.
2. Description of the Prior Art
A memory device is an essential part of an electronic product. The memory device is usually utilized for storing digital data and programs to be accessed by a processor. Now, many electronic products can offer multiple functions, such as multimedia, mobile, and network functions, each of which demands more memory allocation for its application.
In general, memory is classified into two types: one time programmable memory and multi-time programmable memory. A one time programmable memory, such as a read only memory (ROM), can only be programmed once. As soon as data is written into the one time programmable memory, the one time programmable memory can not be erased and rewritten to update the data. A multi-time programmable memory, such as a flash memory, can be written, erased and rewritten many times.
Although the multi-time programmable memory provides excellent convenience of use, the multi-time programmable memory may experience error occurrences. For example, the data stored in the memory may be destroyed due to an instable power supply, instable control signal, or an unexpected power problem in the instant that power is turned on or off. In other words, part or all of data stored in the memory may be overwritten or erased wrongly, causing permanent damage. Therefore, the data stored in the memory may be corrupted or incomplete, and therefore nonfunctional. Also, if the data stored in the memory is related to system data, such as a basic input output system (BIOS) code or an embedded controller (EC) code, the computer system will fail to perform normal operations.
Therefore, for preventing the data stored in the memory device from being deleted or overwritten by unexpected data accidentally, the prior art usually adopts a writing protection scheme for the memory device by using a software or hardware design for protecting the data. For example, the prior art may set a writing protection period for the memory device by using software configuration, and utilize commands to limit any writing or erasing operation in the memory device during the writing protection period. As a result, the data stored in the memory device will not be varied if the memory device encounters the above-mentioned external factors during the writing protection period. In addition, the prior art can also use hardware design to provide the writing protection scheme. For example, the prior art uses the EC to restrict the writing process of the memory device through general purpose input output (GPIO) pins, and therefore, the memory device can avoid error writing or error erasing occurrences during the writing protection period. However, the writing protection schemes designed with software or hardware of the prior art only prevent erroneous writing to the memory device during the writing protection period. Various data writing processes may require various processing times, but an allowable data writing period is often a fixed length of time in the prior art. The memory device may also suffer the erroneous writing during the data writing period when normal data have been written to the memory device. For example, please refer to FIG. 1, which is a schematic diagram illustrating the data writing operating according to the prior art. Suppose a period X (timing point A to timing point B) and a period Z (timing point C to timing point D) are, respectively, writing protection periods, and a period Y (timing point B to timing point C) is a data writing period. This means any data writing or erasing process can be performed in the memory during the period Y. The data type and the amount of data written to the memory device during the period Y are uncertain for each data writing process, but the period Y is often an interval having a fixed length of time in the prior art. In such a situation, as shown in FIG. 1, the required processing time of a data writing operation may be shorter than the length of the period Y. Suppose a data writing process performed in the memory device begins at the timing point B, and all expected data writing operations have been finished by the timing point C′. In other words, a blank period (timing point C′ to timing point C) exists, during which no data writing processing is applied. When the above-mentioned unexpected external factors occur during the blank period, the unexpected data will be written to the memory device, causing an erroneous writing situation. For example, an unstable power supply may cause an unexpected signal variation during the blank period, which the memory device will take to be a normal data signal, causing an erroneous writing situation. In short, for a memory device, an unnecessary blank time may remain in the data writing period in the prior art, which may easily lead to erroneous data writing.
SUMMARY OF THE INVENTION
It is therefore an objective of the invention to provide a memory system capable of enhancing writing protection and related method.
The present invention discloses a memory system, comprising: a memory device for storing data; a first control unit coupled to the memory device for prohibiting a data writing process performed on the memory device during a writing protection period; and a second control unit coupled to the memory device for allowing the data writing process to be performed in the memory device according to a writing period after the writing protection period, wherein the writing period is related to the data writing process.
The present invention further discloses a method for enhancing writing protection of a memory device, comprising: prohibiting a data writing process performed on the memory device during a writing protection period; and allowing the data writing process to be performed in the memory device according to a writing period after the writing protection period, wherein the writing period is related to the data writing process
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram illustrating the data writing operating according to the prior art.
FIG. 2 is a schematic diagram of a memory system according to an embodiment of the invention.
FIG. 3 is a schematic diagram of operation of the data writing process and the writing protection process according to an embodiment of the invention.
FIG. 4 is a schematic diagram of a procedure according to an embodiment of the invention.
 DETAILED DESCRIPTION
Please refer to FIG. 2, which is a schematic diagram of a memory system 20 according to an embodiment of the invention. The memory system 20 includes a memory device 202, a first control unit 204, and a second control unit 206. The memory device 202 is utilized for storing data and programs accessible by a processor. Preferably, the memory device can be a flash memory, but this should not be a limitation of the invention. The first control unit 204 is coupled to the memory device 202 for prohibiting a data writing process performed on the memory device 202 during a writing protection period TWR. The second control unit 206 is coupled to the memory device 202 for allowing the data writing process to be performed in the memory device 202 according to a writing period TW after the end of the writing protection period TWR. Please note that the writing period TW is related to the data writing process. For example, length of the writing period TW depends on a processing time of the data writing process. Moreover, the writing period TW starts from the end of the writing protection period TWR and ends before the next writing protection period TWR. In other words, the writing period TW is the time interval between two consecutive writing protection periods.
In detail, the first control unit 204 is capable of applying writing protection to the memory device 202 according to system demand. For example, the first control unit 204 is able to restrain any data writing process to be performed on the memory device 202 during the writing protection period TWR so that there is no data being written to or erased in the memory device 202 during the writing protection period TWR. Generally, for the memory device 202, the time interval between two consecutive writing protection periods is usually a period for data writing operations or data erasing operations. In the embodiment, suppose the writing period TW begins after the end of the previous writing protection period TWR. The second control unit 206 can control the data writing process to be performed in the memory device 202 at the beginning of each writing period TW and arrange to stop the data writing process from being performed in the memory device 202 at the end of each writing period T. Moreover, length of the writing period TW varies with each data writing process. For example, the writing period TW can be set according to the required processing time of the corresponding data writing process so that the corresponding data writing process can be finished completely during the set writing period TW. Therefore, through the control operation of the second control unit 206, the memory device 202 can enter into a writing protection state in advance without waiting until the beginning of the next writing protection period TWR. As a result, the invention can avoid any erroneous writing or erroneous erasing situations in the memory device 202 in a blank period between two consecutive writing protection periods effectively.
As can be seen, the invention can arrange the memory device 202 to enter the writing protection state immediately when the expected data have been written to the memory device according to the data writing situation with the corresponding writing period TW. Therefore, data erroneous writing or erasing situation caused by unexpected external events will not occur in the memory device 202 during the blank period (i.e. from the timing point of the data writing process finishing to the timing point of the next writing protection period TWR beginning).
Furthermore, the second control unit 206 further includes a writing counter 208 for counting the writing period TW. The writing counter 208 begins to count after the end of the previous writing protection period TWR. At the same time, the second control unit 206 can also inform the memory device 202 to start the data writing process. The writing counter 208 can count the length of the writing period TW with the required processing time of the data writing process. The second control unit 206 is capable of stopping all data writing processes when the writing counter 208 stops counting so that the memory device 202 can enter into a writing protection state. Therefore, the data writing process can be performed in the memory device 202 without constraint of the first control unit 204 after the end of each writing protection period TWR. The second control unit 206 can allow the data writing process according to the writing period TW, and the memory device 202 can enter into a writing protection state in advance so as to reduce extra erroneous writing or erasing occurrences in the memory device 202.
Note that, the memory system 20 shown in FIG. 2 represents an exemplary embodiment of the invention and those skilled in the art can make alternations and modifications accordingly. For example, the memory device 202 can be any kind of memory which can be read or written repeatedly. The first control unit 204 can be realized in software or hardware designs. The second control unit 206 can be a memory controller, an embedded controller, or other external control devices. In addition, the above-mentioned data writing process includes a data writing process performed in the memory device 202 and a data erasing process performed in the memory device 202. Particularly, the above-mentioned data writing process includes all operating processes that vary data in the memory device 202.
Furthermore, taking a memory device storing a BIOS code of a computer system for example, please refer to FIG. 3, which is a schematic diagram of operation of a data writing process and a writing protection process according to an embodiment of the invention. Suppose the memory device 202 is a serial peripheral interface (SPI) flash memory for storing a basic input/output system code (BIOS) code and an embedded control code of an embedded controller. As shown in FIG. 3, the first control unit 204 may put the memory device 202 into a writing protection state when data need not be written to the memory device 202, such as during the writing protection periods TWR1 and TWR2. In other words, through the control operation of the first control unit 204, no data writing process is performed on the memory device 202 during the writing protection periods TWR1 and TWR2. Moreover, the writing counter 208 is capable of starting to count at the end of the writing protection period TWR, i.e. the timing point B, and the second control unit 206 begins to enable the corresponding data writing process performed in the memory device 202. Suppose the length of the required process time of the data writing process performed on the memory device 202 is equal to the writing period TW (from time point B to time point C′). The writing counter 208 may stop counting at the time point C′, and the second control unit 206 stops the data writing process to be performed at the time point C′ accordingly. In such a condition, all the expected data writing operations are finished. Therefore, the memory device 202 may enter the writing protection state in advance without waiting until the timing point C. As a result, the memory device 202 can avoid any possible erroneous writing situations during the blank period (from the timing point C′ to the timing point C).
As to the operating method of the memory system 20, please refer to FIG. 4. FIG. 4 is a schematic diagram of a procedure 40 according to an embodiment of the invention. The procedure 40 comprises the following steps:
Step 400: Start.
Step 402: Utilize the first control unit 204 to prohibit data writing process performed on the memory device 202 during writing protection period TWR.
Step 404: Utilize the second control unit 206 to allow data writing process to be performed in the memory device 202 according to writing period TW after end of the writing protection period TWR, wherein the writing period TW is related to data writing process.
Step 406: End.
The procedure 40 is utilized for illustrating the implementation of the memory system 20. Related variations and detailed description can be referred from the foregoing description, so as not to be narrated again herein.
In summary, the invention can arrange the memory device 202 to enter writing protection status immediately when the expected data have been written to the memory device according to data writing situation with corresponding writing period TW. Therefore, data erroneous writing or erasing situations will not occur in the memory device 202 caused by unexpected external events during the blank period (i.e. from the timing point of the data writing process finishing to the timing point of the next writing protection period TWR beginning).
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.

Claims (17)

What is claimed is:
1. A memory system comprising:
a memory device for storing data;
a first control unit coupled to the memory device for prohibiting a data writing process performed on the memory device during a writing protection period; and
a second control unit coupled to the memory device for allowing the data writing process to be performed in the memory device during a writing period and stopping the data writing process from being performed in the memory device during the period between the end of the writing period and the beginning of the next writing protection period, wherein the end of the writing period is before the next writing protection period, and a length of the writing period is equal to the required processing time of the corresponding data writing process.
2. The memory system of claim 1, wherein the writing period starts from the end of the previous writing protection period and ends before the next writing protection period.
3. The memory system of claim 1, wherein length of the writing period depends on a processing time of the data writing process.
4. The memory system of claim 1, wherein the second control unit enables the data writing process to be performed in the memory device at the beginning of the writing period, and stops the data writing process from being performed in the memory device at the end of the writing period.
5. The memory system of claim 1, wherein the second control unit further comprises a writing counter for counting the writing period according to a processing time of the data writing process.
6. The memory system of claim 5, wherein the writing counter starts to count the writing period at the end of the writing protection period for the second control unit to enable the data writing process performed in the memory device accordingly, and the second control unit stops the data writing process from being performed in the memory device when the writing counter stops counting the writing period.
7. The memory system of claim 5, wherein the writing counter stops counting the writing period before the next writing protection period begins, and the second control unit stops the data writing process from being performed in the memory device accordingly.
8. The memory system of claim 1, wherein the data writing process further comprises a data erasing process.
9. The memory system of claim 1, wherein the memory device is a flash memory.
10. A method for enhancing writing protection of a memory device, the method comprising:
prohibiting a data writing process performed on the memory device during a writing protection period; and
allowing the data writing process to be performed in the memory device during a writing period and stopping the data writing process from being performed in the memory device during the period between the end of the writing period and the beginning of the next writing protection period, wherein the end of the writing period is before the next writing protection period, and a length of the writing period is equal to the required processing time of the corresponding data writing process.
11. The method of claim 10, wherein the writing period starts from the end of the previous writing protection period and ends before the next writing protection period.
12. The method of claim 10, wherein length of the writing period depends on a processing time of the data writing process.
13. The method of claim 10, wherein the step of allowing the data writing process to be performed in the memory device during the writing period is enabling the data writing process to be performed in the memory device at the beginning of the writing period, and stopping the data writing process from being performed in the memory device at the end of the writing period.
14. The method of claim 10, wherein the step of allowing the data writing process to be performed in the memory device during the writing period is starting to count the writing period at the end of the writing protection period for the data writing process to be enabled accordingly, and stopping the data writing process from being performed in the memory device when stopping counting the writing period.
15. The method of claim 14, wherein the step of stopping the data writing process from being performed in the memory device when stopping counting the writing period is stopping counting the writing period before the next writing protection period begins and stopping the data writing process from being performed in the memory device accordingly.
16. The method of claim 10, wherein the memory device is a flash memory.
17. The method of claim 10, wherein the data writing process further comprises a data erasing process.
US12/900,489 2010-05-19 2010-10-08 Memory system capable of enhancing writing protection and related method Active 2031-06-27 US8650366B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW099115910A TWI450275B (en) 2010-05-19 2010-05-19 Memory system capable of enhancing writing protection and related method
TW99115910A 2010-05-19
TW099115910 2010-05-19

Publications (2)

Publication Number Publication Date
US20110289259A1 US20110289259A1 (en) 2011-11-24
US8650366B2 true US8650366B2 (en) 2014-02-11

Family

ID=44973426

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/900,489 Active 2031-06-27 US8650366B2 (en) 2010-05-19 2010-10-08 Memory system capable of enhancing writing protection and related method

Country Status (2)

Country Link
US (1) US8650366B2 (en)
TW (1) TWI450275B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11086797B2 (en) 2014-10-31 2021-08-10 Hewlett Packard Enterprise Development Lp Systems and methods for restricting write access to non-volatile memory

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5721869A (en) * 1992-11-27 1998-02-24 Fujitsu Limited Data processing apparatus with function of effecting hang-up processing
CN1207554A (en) 1997-06-04 1999-02-10 索尼公司 External storage apparatus and control apparatus thereof, and data transmission/reception apparatus
US6101584A (en) * 1996-11-05 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory
US6389519B1 (en) * 1999-07-19 2002-05-14 Ati International Srl Method and apparatus for providing probe based bus locking and address locking
US7243199B2 (en) * 2002-07-03 2007-07-10 Kabushiki Kaisha Toshiba Memory data protection system
US20090240870A1 (en) * 2008-03-21 2009-09-24 Kabushiki Kaisha Toshiba Storage apparatus with a plurality of nonvolatile memory devices
CN101576859A (en) 2008-05-06 2009-11-11 群联电子股份有限公司 Data writing method, memory system and controller for nonvolatile memory
CN101645047A (en) 2009-09-02 2010-02-10 深圳市共进电子有限公司 Embedded system-based method for protecting security and integrity of flash data

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002133878A (en) * 2000-10-23 2002-05-10 Hitachi Ltd Non-volatile semiconductor memory circuit and semiconductor integrated circuit
AR057908A1 (en) * 2005-11-18 2007-12-26 Synthon Bv PROCESS TO PREPARE MONTELUKAST AND INTERMEDIARIES OF THE SAME
US20080270652A1 (en) * 2007-04-30 2008-10-30 Jeffrey Kevin Jeansonne System and method of tamper-resistant control

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5721869A (en) * 1992-11-27 1998-02-24 Fujitsu Limited Data processing apparatus with function of effecting hang-up processing
US6101584A (en) * 1996-11-05 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory
CN1207554A (en) 1997-06-04 1999-02-10 索尼公司 External storage apparatus and control apparatus thereof, and data transmission/reception apparatus
US6170743B1 (en) 1997-06-04 2001-01-09 Sony Corporation External storage apparatus and control apparatus thereof and data transmission/reception apparatus
US6389519B1 (en) * 1999-07-19 2002-05-14 Ati International Srl Method and apparatus for providing probe based bus locking and address locking
US7243199B2 (en) * 2002-07-03 2007-07-10 Kabushiki Kaisha Toshiba Memory data protection system
US20090240870A1 (en) * 2008-03-21 2009-09-24 Kabushiki Kaisha Toshiba Storage apparatus with a plurality of nonvolatile memory devices
CN101576859A (en) 2008-05-06 2009-11-11 群联电子股份有限公司 Data writing method, memory system and controller for nonvolatile memory
CN101645047A (en) 2009-09-02 2010-02-10 深圳市共进电子有限公司 Embedded system-based method for protecting security and integrity of flash data

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Office action mailed on Aug. 26, 2013 for the China application No. 201010185277.8, p. 3 line 5~33, line 35~38 and line 40~44, p. 4 line 2~5, line 7~23 and line 25~45, p. 5 line 1~2, line 4~7, line 9~12, line 14~18, line 20~32 and line 34~37 and search report.
Office action mailed on Aug. 26, 2013 for the China application No. 201010185277.8, p. 3 line 5˜33, line 35˜38 and line 40˜44, p. 4 line 2˜5, line 7˜23 and line 25˜45, p. 5 line 1˜2, line 4˜7, line 9˜12, line 14˜18, line 20˜32 and line 34˜37 and search report.
Office action mailed on Mar. 29, 2013 for the China application No. 201010185277.8, p. 3 line 1~18, line 20~23, line 25~28, line 30~34, line 36~39 and line 41~44, p. 4 line 1~13, line 15~33, line 35~38 and line 40~44, p. 5 line 1~13 and line 15~18 and p. 6.
Office action mailed on Mar. 29, 2013 for the China application No. 201010185277.8, p. 3 line 1˜18, line 20˜23, line 25˜28, line 30˜34, line 36˜39 and line 41˜44, p. 4 line 1˜13, line 15˜33, line 35˜38 and line 40˜44, p. 5 line 1˜13 and line 15˜18 and p. 6.

Also Published As

Publication number Publication date
TW201142872A (en) 2011-12-01
US20110289259A1 (en) 2011-11-24
TWI450275B (en) 2014-08-21

Similar Documents

Publication Publication Date Title
US20200273524A1 (en) Nonvolatile semiconductor memory device which performs improved erase operation
US7434111B2 (en) Non-volatile memory system having a pseudo pass function
US20180101302A1 (en) Data Storage Device and Data Writing Method Thereof
US20070186040A1 (en) Memory card, data processor,memory card control method and memory card setting
US8171192B2 (en) Hardware-assisted device configuration detection
EP3537307A1 (en) Method for handling i2c bus deadlock, electronic device, and communication system
US10152280B2 (en) Storage device and control method
JP2008009721A (en) Evaluation system and evaluation method thereof
US20120144094A1 (en) Data storage apparatus and method for controlling flash memory
CN102314354A (en) Embedded system starting method and embedded device
US10387361B2 (en) Serial device with configuration mode for changing device behavior
CN104765576A (en) Data storage method and data storage device
US8825920B2 (en) Field upgradable firmware for electronic devices
CN106610786A (en) Data storage method
US8650366B2 (en) Memory system capable of enhancing writing protection and related method
US7281150B1 (en) Methods and apparatus for controlling operation of a data storage system
JP2001075941A (en) Microcomputer with built-in flash memory and operating method therefor
US20110296121A1 (en) Data writing method and computer system
US20220415405A1 (en) Memory-control circuit and method for controlling erasing operation of flash memory
CN111324291B (en) Memory device
US10566062B2 (en) Memory device and method for operating the same
CN102262598A (en) Storage system capable of promoting write protection and related method
CN112417528A (en) Method and electronic device for managing security library supporting data storage
US10002674B2 (en) Method for operating a serial non-volatile semiconductor memory
JP5720206B2 (en) Microprocessor

Legal Events

Date Code Title Description
AS Assignment

Owner name: WISTRON CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, HSU-MING;REEL/FRAME:025110/0771

Effective date: 20100513

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8