US8912091B2 - Backside metal ground plane with improved metal adhesion and design structures - Google Patents
Backside metal ground plane with improved metal adhesion and design structures Download PDFInfo
- Publication number
- US8912091B2 US8912091B2 US13/738,541 US201313738541A US8912091B2 US 8912091 B2 US8912091 B2 US 8912091B2 US 201313738541 A US201313738541 A US 201313738541A US 8912091 B2 US8912091 B2 US 8912091B2
- Authority
- US
- United States
- Prior art keywords
- substrate
- forming
- oxide layer
- backside
- tsv
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- G06F17/50—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/03452—Chemical vapour deposition [CVD], e.g. laser CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
Definitions
- the invention relates to semiconductor structures and, more particularly, to backside metal ground planes with improved metal adhesion, methods of manufacture and design structures.
- Packaging lead inductance is a major design issue, particularly for RF analog chips such as WLAN power amplifiers (PA).
- PA power amplifiers
- the emitter ground leads used in SiGe heterojunction bipolar transistor (HBT) RF designs are normally contacted to the package either using multiple wire bonds or flip chip solder bumps.
- Wire bond package ground leads have high inductance, on the order of 160 pH, which results in unacceptable PA insertion loss.
- flip chip solder bumps have low inductance, they increase packaging complexity and are expensive.
- a method comprises forming at least one through silicon via (TSV) in a substrate.
- TSV through silicon via
- the method further comprises forming an oxide layer on a backside of the substrate.
- the method further comprises forming a metalized ground plane on the oxide layer and in electrical contact with an exposed portion of the at least one TSV.
- a method comprises forming a plurality of through silicon vias (TSVs) in a substrates.
- TSVs are formed by: forming openings partially within the substrate; filling the openings with a metal; and thinning the substrate to expose a backside of the metal within the via, such that the metal via extends entirely through the substrate.
- the thinning process results in an oxide layer formed on a backside of the substrate.
- the method further comprises forming a backside metal on the oxide layer such that the backside metal is in direct contact with the plurality of TSVs and the oxide layer.
- a structure comprises a substrate comprising at least one through silicon via extending entirely through the substrate.
- the structure further comprises an oxide layer on a backside of the substrate.
- the structure further comprises a metalized ground plane on a backside of the substrate, directly in contact with metal of the at least one through silicon via and the oxide layer on the backside.
- a design structure tangibly embodied in a machine readable storage medium for designing, manufacturing, or testing an integrated circuit comprises the structures of the present invention.
- a hardware description language (HDL) design structure encoded on a machine-readable data storage medium comprises elements that when processed in a computer-aided design system generates a machine-executable representation of the backside metal ground planes, which comprises the structures of the present invention.
- a method in a computer-aided design system is provided for generating a functional design model of the backside metal ground planes. The method comprises generating a functional representation of the structural elements of the backside metal ground planes.
- FIG. 1 shows a structure and processing steps in accordance with aspects of the present invention
- FIGS. 2 a , 2 b and 2 c show various structures and respective processing steps for manufacturing backside metal on a Si wafer, in accordance with aspects of the present invention
- FIG. 3 shows a packaged module with a backside metal ground plane attached to a substrate in accordance with aspects of the present invention.
- FIG. 4 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.
- the invention relates to semiconductor structures and, more particularly, to backside metal ground planes with improved metal adhesion and methods of manufacture. More specifically, the present invention relates to structures and methods of forming backside metal on a Si substrate (Si wafer).
- the backside metal is formed on an oxide material, e.g., SiOx, preferably formed from a thinning process performed on the Si wafer.
- the oxide material can be formed on a backside of a Si wafer by a grinding and polishing process, when forming a through silicon via (TSV).
- TSV through silicon via
- the backside metal e.g., Ti
- the fabrication process can include a Ar sputter to remove some impurities formed on the TSV, which would form thereon during the thinning process.
- the Ar sputter would be a low energy Ar sputter in order to ensure oxide remains at the interface of the backside metal and the Si wafer.
- the oxide on the backside of the Si wafer can be formed by a deposition process or low temperature thermal oxidation process. This improved adhesion will reduce peeling stresses and fold over issues of the backside metal for example.
- the oxide material provides improved metal adhesion on the backside of the Si wafer, compared to conventional devices and fabrication processes. More specifically, it has been found that the presence of oxygen at the interface of the Si wafer and metal, and the absence of any significant amounts of Ar, greatly improves the metal adhesion to the backside of the Si wafer.
- grounded TSVs can be used to reduce ground lead inductance and reduce the bond pad area on the chip surface.
- a metal is blanket deposited directly on the backside of the substrate, after a cleaning process, to act as a ground plane.
- problems with metal adhesion are commonly observed during dicing. That is, the dicing process introduces a large peeling stress at the metal-Si interface, which can cause the metal to peel from the corners and edges of the die.
- the peeled metal “folds over”, which results in a very non-planar surface on the back of the die, which can cause problems with die yield and reliability.
- the present invention solves the metal peeling problem by using a backside metal ground plane, which, in embodiments, is deposited on an oxide layer. This allows the wafer to be diced without affecting the backside metal, thereby forming dies with a planar backside metal ground plane.
- the backside metal ground plane can be formed with minimal additional cost. Also, in embodiments, the use of the backside metal will reduce ground lead inductance and chip area that ordinarily occurs with wirebonding substrate designs.
- FIG. 1 shows a structure and respective fabrication processing in accordance with aspects of the invention. More specifically, FIG. 1 shows a structure 5 comprising a substrate (e.g., wafer) 10 having at least one via 12 . It should be understood that the structure equally represents a plurality of dies, each having a plurality of through silicon vias. Although a single via 12 is shown, it should be understood by those of ordinary skill in the art that a plurality of vias can be formed within the wafer, and that a single via is described herein for simplicity of discussion.
- the wafer 10 is an Si wafer
- the via 12 is a metal via formed partially through the wafer 10 .
- the via 12 can be formed using conventional lithography, etching and deposition processes.
- a via can be formed in a front side of the wafer 10 by forming a resist on the wafer 10 , exposing the resist to energy, e.g., UV light, to form a pattern (openings), and etching the wafer 10 through the openings.
- the via would typically extend only partially through the wafer 10 .
- metal can be deposited therein using conventional deposition processes such as, for example, electroplating or chemical vapor deposition techniques.
- the metal can be any appropriate metal used in semiconductor manufacturing processes for TSVs such as, for example, copper or tungsten.
- the backside of the wafer 10 then undergoes a thinning process, e.g., a polishing and grinding process, to expose the TSVs 12 a .
- the polishing and grinding process can comprise an Si etching process, as described herein.
- the Si etching process has a slow Si etch rate which forms an oxide layer 14 on the backside of the wafer 10 .
- the Si etch can be a wet chemical etch using nitric acid, which will form the oxide layer 14 .
- the oxide layer 14 can be SiOx, where x is between 1 and 2.
- the oxide layer 14 can have a thickness of about 1 nm to about 10 nm, resulting in a slight recess 18 a of the TSVs 12 a.
- the oxide layer 14 can be formed by an oxide deposition process, e.g., oxygen plasma. Also, in alternate or additional embodiments, the oxide layer 14 can be formed by a low temperature thermal oxidation process at 100° C., in air. In any of the embodiments, oxide formed on the metal of the TSV 12 a can be cleaned using, e.g., a low energy Ar sputter process. In embodiments, the dose of the low energy Ar sputter process can be, e.g., less than or equal to about 3E14 cm ⁇ 2 . In embodiments, such a low energy Ar sputter process is designed to remove contaminants from the metal surface of the TSV, while leaving a significant amount of the oxide layer 14 on the backside of the wafer 10 .
- a low energy Ar sputter process is designed to remove contaminants from the metal surface of the TSV, while leaving a significant amount of the oxide layer 14 on the backside of the wafer 10 .
- a backside metal (e.g., metalized ground plane) 16 is deposited directly on the oxide layer 14 and exposed portion of the TSV 12 a , including with the recess 18 a .
- the oxide layer 14 will be at an interface of the backside metal 16 and the Si wafer 10 , resulting in improved metal adhesion of the backside metal 16 (compared to conventional structures in which the backside metal 16 is formed directly on the backside of the Si wafer, after a cleaning process).
- the backside metal 16 can be deposited within the dicing channel, but dicing of the wafer 10 will not result in the backside metal 16 peeling or folding over (as in conventional structures).
- the backside metal 16 can be, for example, Ti or other backside metal, e.g., copper or gold, with a titanium diffusion layer, formed using conventional fabrication processes, e.g., sputter deposition method; although other deposition methods and metals are contemplated by the present invention, e.g., chemical vapor deposition, etc.
- the backside metal 16 can have a planar surface 20 , which can be formed by the deposition process or through additional processing such as, for example, chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- the backside of the wafer 10 can undergo a thinning process, e.g., a polishing and grinding process, which results in the TSV 12 b being planar or substantially planar with the oxide layer 14 , as represented by reference numeral 18 b .
- the polishing and grinding process can comprise a Si etching process which forms the oxide layer 14 .
- the Si etching process has an intermediate Si etch rate, which will form the oxide layer 14 in a planar arrangement with the exposed portion of the TSV 12 b .
- the oxide layer 14 can be SiOx, where x is between 1 and 2.
- the oxide layer 14 can have a thickness of about 1 nm to about 10 nm.
- the oxide layer 14 can also be formed by an oxide deposition process, e.g., oxygen plasma, or a low temperature thermal oxidation process at 100° C. in air, as described with respect to FIG. 2 a .
- oxide formed on the metal of the TSV 12 b can be cleaned using, e.g., a low energy Ar sputter process, e.g., less than or equal to about 3E14 cm ⁇ 2 .
- the backside metal 16 is deposited directly on the oxide layer 14 and exposed portion of the TSV 12 b .
- the backside metal 16 can be, for example, Ti or other appropriately used backside metal, e.g., copper or gold, with a titanium diffusion layer, formed using conventional fabrication processes, e.g., sputter deposition method; although other deposition methods and metals are contemplated by the present invention, e.g., chemical vapor deposition, etc.
- the oxide layer 14 provides improved metal adhesion, compared to conventional devices in which the backside metal 16 is formed directly on the backside of the Si wafer, after a cleaning process.
- the backside of the wafer 10 undergoes a thinning process, e.g., a polishing and grinding process, resulting in a recess 18 c of the Si wafer 10 with respect to the TSV 12 c .
- This recess is the result of a high silicon etch rate, e.g., wet chemical etch using nitric acid, acetic acid, and hydrofluoric acid.
- the oxide layer 14 can be SiOx, where x is between 1 and 2.
- the oxide layer 14 can have a thickness of about 1 nm to about 10 nm, and can additionally or alternatively be formed by an oxide deposition process, e.g., oxygen plasma, or a low temperature thermal oxidation process at 100° C. in air.
- oxide formed on the metal of the TSV 12 c can be cleaned using, e.g., a low energy Ar sputter process, e.g., less than or equal to about 3E14 cm ⁇ 2 .
- the backside metal 16 is deposited directly on the oxide layer 14 and exposed portion of the TSV 12 c .
- the backside metal 16 can be, for example, Ti or other appropriately used backside metal, e.g., copper or gold, with a titanium diffusion layer, formed using conventional fabrication processes, e.g., sputter deposition method; although other deposition methods and metals are contemplated by the present invention, e.g., chemical vapor deposition, etc.
- the oxide layer 14 which acts as an interface, will provide improved metal adhesion of the backside metal 16 on the oxide layer 14 (compared to conventional devices in which the backside metal 16 is formed directly on the backside of the Si wafer, after a cleaning process).
- FIG. 3 shows a packaged module with a backside metal ground plane attached to a substrate in accordance with aspects of the present invention. More specifically, in any of the above embodiments, the wafer 10 is diced using a mechanical or laser cutting process in order to form separate chips or dies. The dies are then formed into a device 100 , comprising a plurality of metal wiring layers 22 , one of which is at least in electrical communication with the TSV 12 .
- the wiring layers 22 can include vias, wires, and a host of different active or passive devices, any combination of which is contemplated by the present invention.
- the TSV 12 is, in turn, in mechanical and electrical communication with the backside metal 16 .
- the backside metal 16 has a planar surface, which connects to a substrate ground plane 24 .
- the substrate ground plane 24 is bonded to the substrate 26 .
- the construction of the device 100 does not require wirebonding techniques.
- FIG. 4 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.
- FIG. 4 shows a block diagram of an exemplary design flow 900 used for example, in semiconductor IC logic design, simulation, test, layout, and manufacture.
- Design flow 900 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 .
- the design structures processed and/or generated by design flow 900 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems.
- Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system.
- machines may include: lithography machines, machines and/or equipment for generating masks (e.g. e-beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g. a machine for programming a programmable gate array).
- Design flow 900 may vary depending on the type of representation being designed. For example, a design flow 900 for building an application specific IC (ASIC) may differ from a design flow 900 for designing a standard component or from a design flow 900 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc.
- ASIC application specific IC
- PGA programmable gate array
- FPGA field programmable gate array
- FIG. 4 illustrates multiple such design structures including an input design structure 920 that is preferably processed by a design process 910 .
- Design structure 920 may be a logical simulation design structure generated and processed by design process 910 to produce a logically equivalent functional representation of a hardware device.
- Design structure 920 may also or alternatively comprise data and/or program instructions that when processed by design process 910 , generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features, design structure 920 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer.
- ECAD electronic computer-aided design
- design structure 920 When encoded on a machine-readable data transmission, gate array, or storage medium, design structure 920 may be accessed and processed by one or more hardware and/or software modules within design process 910 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 .
- design structure 920 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design.
- Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++.
- HDL hardware-description language
- Design process 910 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 to generate a netlist 980 which may contain design structures such as design structure 920 .
- Netlist 980 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design.
- Netlist 980 may be synthesized using an iterative process in which netlist 980 is resynthesized one or more times depending on design specifications and parameters for the device. As with other design structure types described herein, netlist 980 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array.
- the medium may be a non-volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means.
- Design process 910 may include hardware and software modules for processing a variety of input data structure types including netlist 980 .
- data structure types may reside, for example, within library elements 930 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 90 nm, etc.).
- the data structure types may further include design specifications 940 , characterization data 950 , verification data 960 , design rules 970 , and test data files 985 which may include input test patterns, output test results, and other testing information.
- Design process 910 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used in design process 910 without deviating from the scope and spirit of the invention.
- Design process 910 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc.
- Design process 910 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to process design structure 920 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate a second design structure 990 .
- logic and physical design tools such as HDL compilers and simulation model build tools
- Design structure 990 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g. information stored in a IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures). Similar to design structure 920 , design structure 990 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 . In one embodiment, design structure 990 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 .
- Design structure 990 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g. information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures).
- Design structure 990 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown in FIGS. 1 , 2 a , 2 b , 2 c and 3 .
- Design structure 990 may then proceed to a stage 995 where, for example, design structure 990 : proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc.
- the methods as described above are used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw substrate 5 form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Abstract
Description
Claims (23)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/738,541 US8912091B2 (en) | 2013-01-10 | 2013-01-10 | Backside metal ground plane with improved metal adhesion and design structures |
PCT/US2014/010960 WO2014110312A1 (en) | 2013-01-10 | 2014-01-10 | Backside metal ground plane with improved metal adhesion and design structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/738,541 US8912091B2 (en) | 2013-01-10 | 2013-01-10 | Backside metal ground plane with improved metal adhesion and design structures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140191408A1 US20140191408A1 (en) | 2014-07-10 |
US8912091B2 true US8912091B2 (en) | 2014-12-16 |
Family
ID=51060390
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/738,541 Expired - Fee Related US8912091B2 (en) | 2013-01-10 | 2013-01-10 | Backside metal ground plane with improved metal adhesion and design structures |
Country Status (2)
Country | Link |
---|---|
US (1) | US8912091B2 (en) |
WO (1) | WO2014110312A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11658116B2 (en) | 2021-03-02 | 2023-05-23 | International Business Machines Corporation | Interconnects on multiple sides of a semiconductor structure |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10163467A (en) | 1996-11-27 | 1998-06-19 | Hitachi Ltd | Semiconductor device and formation of electrode |
US6225651B1 (en) * | 1997-06-25 | 2001-05-01 | Commissariat A L'energie Atomique | Structure with a micro-electronic component made of a semi-conductor material difficult to etch and with metallized holes |
US6261632B1 (en) | 1998-08-21 | 2001-07-17 | Atofina | Process for improving the adhesion of metal particles to a carbon substrate |
US6803309B2 (en) | 2002-07-03 | 2004-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for depositing an adhesion/barrier layer to improve adhesion and contact resistance |
US7208396B2 (en) | 2002-01-16 | 2007-04-24 | Tegal Corporation | Permanent adherence of the back end of a wafer to an electrical component or sub-assembly |
WO2008027215A2 (en) | 2006-08-30 | 2008-03-06 | Lam Research Corporation | Apparatus and method for integrated surface treatment and deposition for copper interconnect |
US20090026619A1 (en) | 2007-07-24 | 2009-01-29 | Northrop Grumman Space & Mission Systems Corp. | Method for Backside Metallization for Semiconductor Substrate |
US7518240B2 (en) | 2005-11-16 | 2009-04-14 | Emcore Corporation | Deposition pattern for eliminating backside metal peeling during die separation in semiconductor device fabrication |
US7655539B2 (en) | 2008-04-16 | 2010-02-02 | Fairchild Semiconductor Corporation | Dice by grind for back surface metallized dies |
US20100029088A1 (en) | 2003-10-20 | 2010-02-04 | Novellus Systems, Inc. | Modulated metal removal using localized wet etching |
US20100140805A1 (en) | 2008-12-10 | 2010-06-10 | Hung-Pin Chang | Bump Structure for Stacked Dies |
US20100164109A1 (en) | 2008-12-29 | 2010-07-01 | Wen-Chih Chiou | Backside Metal Treatment of Semiconductor Chips |
US20100167543A1 (en) | 2008-12-30 | 2010-07-01 | Gwan-Ha Kim | Method for manufacturing semiconductor device |
US20110020982A1 (en) | 2008-03-18 | 2011-01-27 | Markus Wimplinger | Method for bonding of chips on wafers |
US8003532B2 (en) | 2009-09-04 | 2011-08-23 | Win Semiconductors Corp. | Method of using an electroless plating for depositing a metal seed layer for the subsequent plated backside metal film |
US8039314B2 (en) | 2008-08-04 | 2011-10-18 | International Business Machines Corporation | Metal adhesion by induced surface roughness |
US20120038020A1 (en) | 2010-08-13 | 2012-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structure with metal pad |
US20120077349A1 (en) | 2010-09-23 | 2012-03-29 | Ming Li | Plasma-activated deposition of conformal films |
US20120146238A1 (en) | 2007-07-16 | 2012-06-14 | Chao-Yuan Su | Method for Packaging Semiconductor Dies Having Through-Silicon Vias |
US20120212303A1 (en) | 2009-08-26 | 2012-08-23 | International Business Machines Corporation | Method, structure, and design structure for a through-silicon-via wilkinson power divider |
US20120295437A1 (en) | 2011-05-16 | 2012-11-22 | Yen-Liang Lu | Method for fabricating through-silicon via structure |
US20120319250A1 (en) | 2011-06-14 | 2012-12-20 | Florian Schmitt | Back-side contact formation |
US20130005109A1 (en) | 2011-06-29 | 2013-01-03 | Dao Thuy B | Method for forming a toroidal inductor in a semiconductor substrate |
-
2013
- 2013-01-10 US US13/738,541 patent/US8912091B2/en not_active Expired - Fee Related
-
2014
- 2014-01-10 WO PCT/US2014/010960 patent/WO2014110312A1/en active Application Filing
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10163467A (en) | 1996-11-27 | 1998-06-19 | Hitachi Ltd | Semiconductor device and formation of electrode |
US6225651B1 (en) * | 1997-06-25 | 2001-05-01 | Commissariat A L'energie Atomique | Structure with a micro-electronic component made of a semi-conductor material difficult to etch and with metallized holes |
US6261632B1 (en) | 1998-08-21 | 2001-07-17 | Atofina | Process for improving the adhesion of metal particles to a carbon substrate |
US7208396B2 (en) | 2002-01-16 | 2007-04-24 | Tegal Corporation | Permanent adherence of the back end of a wafer to an electrical component or sub-assembly |
US6803309B2 (en) | 2002-07-03 | 2004-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for depositing an adhesion/barrier layer to improve adhesion and contact resistance |
US20100029088A1 (en) | 2003-10-20 | 2010-02-04 | Novellus Systems, Inc. | Modulated metal removal using localized wet etching |
US7518240B2 (en) | 2005-11-16 | 2009-04-14 | Emcore Corporation | Deposition pattern for eliminating backside metal peeling during die separation in semiconductor device fabrication |
WO2008027215A2 (en) | 2006-08-30 | 2008-03-06 | Lam Research Corporation | Apparatus and method for integrated surface treatment and deposition for copper interconnect |
US20120146238A1 (en) | 2007-07-16 | 2012-06-14 | Chao-Yuan Su | Method for Packaging Semiconductor Dies Having Through-Silicon Vias |
US20090026619A1 (en) | 2007-07-24 | 2009-01-29 | Northrop Grumman Space & Mission Systems Corp. | Method for Backside Metallization for Semiconductor Substrate |
US20110020982A1 (en) | 2008-03-18 | 2011-01-27 | Markus Wimplinger | Method for bonding of chips on wafers |
US7655539B2 (en) | 2008-04-16 | 2010-02-02 | Fairchild Semiconductor Corporation | Dice by grind for back surface metallized dies |
US8039314B2 (en) | 2008-08-04 | 2011-10-18 | International Business Machines Corporation | Metal adhesion by induced surface roughness |
US20100140805A1 (en) | 2008-12-10 | 2010-06-10 | Hung-Pin Chang | Bump Structure for Stacked Dies |
US20100164109A1 (en) | 2008-12-29 | 2010-07-01 | Wen-Chih Chiou | Backside Metal Treatment of Semiconductor Chips |
US20100167543A1 (en) | 2008-12-30 | 2010-07-01 | Gwan-Ha Kim | Method for manufacturing semiconductor device |
US20120212303A1 (en) | 2009-08-26 | 2012-08-23 | International Business Machines Corporation | Method, structure, and design structure for a through-silicon-via wilkinson power divider |
US8003532B2 (en) | 2009-09-04 | 2011-08-23 | Win Semiconductors Corp. | Method of using an electroless plating for depositing a metal seed layer for the subsequent plated backside metal film |
US20120038020A1 (en) | 2010-08-13 | 2012-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structure with metal pad |
US20120077349A1 (en) | 2010-09-23 | 2012-03-29 | Ming Li | Plasma-activated deposition of conformal films |
US20120295437A1 (en) | 2011-05-16 | 2012-11-22 | Yen-Liang Lu | Method for fabricating through-silicon via structure |
US20120319250A1 (en) | 2011-06-14 | 2012-12-20 | Florian Schmitt | Back-side contact formation |
US20130005109A1 (en) | 2011-06-29 | 2013-01-03 | Dao Thuy B | Method for forming a toroidal inductor in a semiconductor substrate |
Non-Patent Citations (6)
Title |
---|
International Search Report and Written Opinion for the related PCT Application No. PCT/US2014/010960 dated May 2, 2014, 9 pages. |
Kinbara et al., "Evaluation of Adhesion Strength of Ti Films on Si(100) by the Internal Stress Method", Thin Solid Films, vol. 317 Issues Apr. 1-2, 1998, pp. 165-168. |
Kondo et al., "Effects of Different Pretreatments on the Surface Structure of Silicon and the Adhesion of Metal Films", JVST, A10(5), Sep./Oct. 1992, pp. 3166-3170. |
Kondo et al., "Interface Structure and Adhesion of Sputtered Metal Films on Silicon: The Influence of Si Surface Condition", JVST, A11(2), Mar./Apr. 1993, pp. 319-324. |
Specification and drawings for U.S. Appl. No. 13/683,050, filed Nov. 21, 2012, not yet published, 25 pages. |
Stamper et al., "Through Wafer Via Integration in CMOS and BiCMOS Technologies", IBM Microelectronics, 6 pages, 2008. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11658116B2 (en) | 2021-03-02 | 2023-05-23 | International Business Machines Corporation | Interconnects on multiple sides of a semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
US20140191408A1 (en) | 2014-07-10 |
WO2014110312A1 (en) | 2014-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8738167B2 (en) | 3D integrated circuit device fabrication with precisely controllable substrate removal | |
US8440544B2 (en) | CMOS structure and method of manufacture | |
KR101419582B1 (en) | 3d integrated circuit device fabrication using interface wafer as permanent carrier | |
US8399336B2 (en) | Method for fabricating a 3D integrated circuit device having lower-cost active circuitry layers stacked before higher-cost active circuitry layer | |
US8546240B2 (en) | Methods of manufacturing integrated semiconductor devices with single crystalline beam | |
US20140209908A1 (en) | Flattened substrate surface for substrate bonding | |
US8791016B2 (en) | Through silicon via wafer, contacts and design structures | |
US9455214B2 (en) | Wafer frontside-backside through silicon via | |
CN114496745A (en) | Method for manufacturing semiconductor device | |
US8912091B2 (en) | Backside metal ground plane with improved metal adhesion and design structures | |
US8188591B2 (en) | Integrated structures of high performance active devices and passive devices | |
US20140138844A1 (en) | Patterned backside metal ground plane for improved metal adhesion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BURNHAM, JAY S.;CORBIN, DAMYON L.;DUNBAR, GEORGE A., III;AND OTHERS;SIGNING DATES FROM 20130104 TO 20130108;REEL/FRAME:029609/0256 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20181216 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |