USRE32784E - Conductivity modulated MOS transistor device - Google Patents
Conductivity modulated MOS transistor device Download PDFInfo
- Publication number
- USRE32784E USRE32784E US07/126,309 US12630987A USRE32784E US RE32784 E USRE32784 E US RE32784E US 12630987 A US12630987 A US 12630987A US RE32784 E USRE32784 E US RE32784E
- Authority
- US
- United States
- Prior art keywords
- type
- region
- semiconductor region
- semiconductor
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000012535 impurity Substances 0.000 claims abstract description 14
- 238000009413 insulation Methods 0.000 claims abstract description 6
- 239000004065 semiconductor Substances 0.000 claims description 48
- 238000009792 diffusion process Methods 0.000 claims description 20
- 238000000034 method Methods 0.000 description 11
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 10
- 229910052796 boron Inorganic materials 0.000 description 10
- 239000000758 substrate Substances 0.000 description 9
- 238000005468 ion implantation Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 230000000903 blocking effect Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000000969 carrier Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
Definitions
- the present invention relates to a conductivity modulated MOS transistor device which is used as a power switching device.
- a power MOSFET having source and channel regions which are formed by a Diffusion Self Align (DSA) method has been on the market as a power switching element.
- DSA Diffusion Self Align
- an element having a blocking voltage over 1000 V and sufficently low ON-State resistance has not been realized yet. This is because if the blocking voltage is raised in an ordinary power MOSFET, the ON-state resistance will have been increased.
- COM conductivity modulated
- this COMFET comprises a p + -type silicon substrate 1 serving as a drain region, a high resistance layer 2 of an n - -type formed on the silicon substrate 1, p-type base regions 3-1 and 3-2 and n + -type source regions 4-1 to 4-3 which are formed on the surface of the n - -type layer 2 by a DSA method.
- the surface areas of the p-type regions 3-1 and 3-2 between the n - -type layer 2 and the n + -type regions 4-1 to 4-3 act as channel regions 5-1 to 5-3.
- a gate electrode 7-1 is formed through an insulation layer 6-1 over the n + -type region 4-1, channel region 5-1 and a part of the n - -type region 2.
- a gate electrode 7-2 is formed through an insulation layer 6-2 over the surface areas of the channel regions 5-2 and 5-3 and n - -type layer 2 between the n + -type regions 4-2 and 4-3.
- a source electrode 8-1 is formed on the n + -type regions 4-1 and 4-2 and p-type regions 3-1.
- a source electrode 8-2 is formed on the n + -type region 4-3 and p-type region 3-2.
- a drain electrode 9 is formed on the p + -type substrate 1.
- the portion defining the outermost side in the mask used to form the p-type region 3-1 is also used as it is in order to form the n + -type regions 4-1 and 4-2.
- this COMFET When this COMFET is turned on, for instance, electrons flow from the n + -type regions 4-1 and 4-2 into the n - -type layer 2 through the channel regions 5-1 and 5-2, respectively, and at the same time holes are injected from the p + -type substrate 1 into the n - -type layer 2. Thus, a great amount of carriers are stored in the n - -type layer 2, thereby allowing the conductivity in the n - -type layer 2 to be modulated.
- the holes injected into the n - -type layer 2 flow into the source electrode 8-1, for instance, through the areas in the p-type region 3-1 below the n + -type regions 4-1 and 4-2.
- the source electrode 8-1 electrically connects the p-type region 3-1 with the n + -type regions 4-1 and 4-2, so that this COMFET does not ordinarily operate as a thyristor.
- This COMFET can be constituted so as to have sufficiently high blocking voltage and sufficiently small ON-state resistance owing to the conductivity modulation effect.
- p + -type regions 10-1 and 10-2 are formed by diffusion p + -type impurites into the areas below the n + -type regions 4-1 and 4-2 and n + -type region 4-3.
- the resistance in the transverse direction in the area below the n + -type regions 4-1 and 4-2 is reduced due to the existence of the p + -type region 10-1.
- a conductivity modulated MOS transistor device comprising: a semiconductor substrate of one conductivity type; a semiconductor layer of an opposite conductivity type formed on this substrate; a first semiconductor region of the one conductivity type formed in the surface area of this semiconductor layer; a second semiconductor region of the opposite conductivity type formed in the surface area of the first semiconductor region to face the semiconductor layer; the surface region of the first semiconductor region sandwiched between the second semiconductor region and the semiconductor layer forming a channel region; a gate region including a gate insulation layer formed at least on this channel region and a gate electrode formed on this gate insulaton layer; and a third semiconductor region of the one conductivity type formed in the first semiconductor region, at least under the second semiconductor region and having a higher impurity concentration than the first semiconductor region.
- FIG. 1 is a schematic cross sectional view of a conventional COMFET
- FIG. 2 is a schematic cross sectional view of a COMFET in which the latch-up current characteristic of the COMFET shown in FIG. 1 is improved;
- FIG. 3 is a schematic cross sectional view of a COMFET according to one embodiment of the present invention.
- FIG. 4 is a graph showing the latch-up current characteristics of the COMFETs shown in FIGS. 2 and 3;
- FIG. 5 is a graph showing the relationship between the ratio of the depths of n + -type and p + -type regions in FIG. 3 and the quantity of uncompensated boron in this p + -type region;
- FIG. 6 is a schematic cross sectional view of a COMFET according to another embodiment of the present invention.
- FIG. 7 is a schematic cross sectional view of a COMFET according to still another embodiment of the invention.
- FIG. 8 shows a modified form of the COMFET shown in FIG. 3 in which the withstanding voltage of the COMFET shown in FIG. 3 is improved;
- FIG. 9 shows another modified form of the COMFET shown in FIG. 3 in which the withstanding voltage of the COMFET shown in FIG. 3 is improved.
- FIG. 10 shows a modified form of the COMFET shown in FIG. 6 in which the withstanding voltage of the COMFET shown in FIG. 6 is improved.
- FIG. 3 schematically shows a cross section of a conductivity modulated MOS transistor according to one embodiment of the present invention.
- an n - -type layer 12 having a low impurity concentration, a specific resistance over 50 ⁇ -cm and a thickness of about 100 ⁇ m, is first formed on a prepared p + -type silicon substrate 11 due to an epitaxial growth method.
- the surface of the n - -type layer 12 is oxidized to form a gate oxide film 13 and a polysilicon gate electrode 14 having a thickness of about 0.5 ⁇ m is formed on the gate oxide film 13.
- the gate electrode 14 is selectively removed by an etching process.
- boron is diffused into the n - -type layer 12 using the residual gate electrode 14 as a mask to have a depth of about 8 ⁇ m, thereby forming p-type base regions 15-1 and 15-2.
- oxide films not shown
- arsenic (As) is implanted into the p-type regions 15-1 and 15-2 with a dose amount of 5 ⁇ 10 15 cm -2 by an ion implantation using these oxide films and gate electrode 14 as masks.
- the oxide films used for masking are removed to form a resist pattern having a window smaller than the window defined by the gate electrode 14.
- Boron is then implanted into the p-type regions 15-1 and 15-2 with a dose amount of 1 ⁇ 10 15 cm -2 by an ion implantation using this resist pattern as a mask.
- the semiconductor structure obtained in this way is subjected to thermal treatment and the ion-implanted boron regions and arsenic regions are subjected to an annealing process, thereby forming n + -type regions 16-1, 16-2 and 16-3 and p + -type regions 17-1 and 17-2. Since the diffusing speed of boron is faster than arsenic, the p + -type regions 17-1 and 17-2 are formed more deeply than the n + -type regions 16-1 to 16-3.
- An oxide film (not shown) is formed on the whole upper surface of the semiconductor structure by a chemical vapor deposition method and contact holes are formed in the oxide film. After an Al layer is formed by a vapor deposition method, this Al layer is selectively removed to form a source electrode 18. Finally, a drain electrode 20 of a V-Ni-Au film is formed on the back surface of the substrate 11.
- the p-type regions 15-1 and 15-2 are formed with impurity concentration of about 7 ⁇ 10 16 cm -3 , to set a threshold value of this COMFET to 1 to 3 V, while the p + -type regions 17-1 and 17-2 are formed inside the p-type region 15-1 and 15-2 more deeply than the n + -type regions 16-1 to 16-3. Thicknesses of n + -type regions 16-1 to 16-3 are set to be less than 0.3 ⁇ m, for example, 0.1 to 0.25 l ⁇ m.
- the impurity concentration of the p + -type region 17-1 under the n + -type regions 16-1 and 16-2 and the p + -type region 17-1 can be set to a value which is ten or more times larger than 7 ⁇ 10 16 cm -3 , which is an impurity concentration of the p-type region 15-1, for example, to a value of 5 ⁇ 10 18 cm -3 .
- the p + -type region 17-1 can be set to a high impurity concentration even in the region near the channel regions, since the diffusion in the transverse direction is less. Therefore, a resistance between a channel region 19-1, 19-2 or 19-3 and the source electrode 18 can be made very small, thereby making it possible to set a current upon latch-up to a large value.
- n + -type regions 16-1 to 16-3 are formed as thin as about 0.2 ⁇ m, injection efficiency of the carriers from the n + -type regions 16-1 to 16-3 into the p-type regions 15-1 to 15-2 is made remarkably low, thereby making it difficult for this COMFET to operate as a thyristor.
- a COMFET having a high withstanding voltage over 1000 V and a small enough ON-state resistance (e.g., 0.02 ⁇ in the FET of 1 cm 2 ), which does not operate as a thyristor even if it carries an operating current of up to 1000 A/cm 2 .
- FIG. 4 shows the relationship between the latch-up current and the temperature of the COMFETs of FIGS. 2 and 3 by a broken line and a solid line, respectively.
- the p-type region 3-1 and p + -type regoin 10-1 in FIG. 2 were formed to have depths of 4 ⁇ m and 7 ⁇ m respectively and where the p-type region 15-1 and p + -type region 17-1 in FIG. 3 were formed to have depths of 4 ⁇ m and 2 ⁇ m, respectively.
- the latch-up currents of the COMFETs of FIGS. 2 and 3 are 500 A/cm 2 and 1000 A/cm 2 at 25° C., respectively.
- the latch-up current at a temperature of 25° C. is set at 100. It is obvious from FIG. 4 that with an increase in temperature the latch-up current in the COMFET of FIG. 2 decreases at a greater rate than that of the COMFET of FIG. 3. It is considered that this is because in the COMFET shown in FIG. 2, the p + -type region 10-1 is deeply formed, so that the impurity concentration of the portion formed due to the transverse diffusion in the p + -type region 10-1 is lower than the central portion thereof.
- the resistance of the outer peripheral region of the p + -type region 10-1 which has a small impurity concentration and is located below the n + -type region 4-1 largely varies in dependence upon a change in temperature, so this causes the latch-up current to vary considerably.
- the p + -type region 17-1 in FIG. 3 is shallow, the portion which is formed due to the diffusion in the transverse direction hardly exists and the p + -type rego 17-1 has an uniformly high impurity concentration over the whole area.
- the local region of the p + -type region 17-1 located below the n + -type region 16-1 also has a high impurity concentration, thus resistance in this local region is low and does not vary very much with a change in temperature. Consequently, the latch-up current of this COMFET does not largely vary in dependence upon the change in temperature.
- FIG. 5 shows the relationship between the ratio X J (n + )/X J (p + ) of a depth X J (n + ) of the n + -type region 16-1 and a depth X J (p + ) of the p + -type region 17-1 in FIG. 3, and the ratio A2/A1 of an amount A2 (cm -2 ) of uncompensated boron in the outer peripheral region of the p + -type region 17-1 existing below the n + -type region 16-1 which is not affected by the formation of the n + -type region 16-1 and a total dose amount A1 (cm -2 ) of implanted boron.
- n + -type region 16-1 in order to leave at least 50% of the total boron dose A1 in the p + -type region 17-1, it is necessary to set the diffusion depth of n + -type region 16-1 to be less that 0.34 ⁇ m, as will be understood from FIG. 5.
- FIG. 6 shows a schematic structure of a COMFET according to another embodiment of the present invention.
- This COMFET is constituted in a similar manner to that shown in FIG. 3, except that p + -type regions 21-1 and 21-2 are respectively formed in the surface areas of the p-type regions 15-1 and 15-2 and that, in place of the p + -type regions 17-1 and 17-2, a p + -type embedded layer 17-3 is formed below the n + -type regions 16-1 and 16-2 and a p + -type embedded layer 17-4 is formed below the n + -type region 16-3.
- p + -type embedded layers 17-3 and 17-4 are formed after the n + -type regions 16-1, 16-2 and 16-3 were formed in the surface areas of the p-type regions 15-1 and 15-2 to have dpths of about 0.2 ⁇ m, p + -type impurities are implanted at an accelerating voltage of about 200 keV into the portions located below the n + -type regions 16-1 and 16-2 and source electrode 18, and into the portions locating below the n + -type region 16-3 and source electrode 18 by the ion implantation. They are then subjected to the annealing process.
- the portions in the p + -type layers 17-3 and 17-4, below the p + -type regions 21-1 and 21-2, can be removed.
- the resistance between the channel region 19-1, 19-2 or 19-3 and the source electrode 18 can be made small enough similar to that shown in FIG. 3, and a high withstanding voltage, a large latch-up current and a small ON-state resistance can be derived.
- FIG. 7 shows a schematic cross sectional structure of the COMFET according to still another embodiment of the present invention.
- an n + -type layer 12A is formed on the p + -type substrate 11 and the n - -type layer 12 is formed on the n + -type layer 12A.
- the p + -type regions 30-1 and 30-2 are formed in the surface areas of the n - -type layer 12 and an n - -type layer 31 is formed on the n - -type layer 12 and p + -type regions 30-1 and 30-2 by an epitaxial growth method.
- p-type layers 32-1 and 32-2 are formed so as to reach the p + -type regions 30-1 and 30-2. Thereafter, p + -type regions 33-1 and 33-2 are respectively formed in the p-type regions 32-1 and 32-2 and n + -type regions 34-1, 34-2 and 34-3 are formed in the surface areas of the p-type regions 32-1 and 32-2.
- the resistances under the n + -type regions 34-1, 34-2 and 34-3 can also be remarkably reduced due to the existence of the p + -type regions 30-1 and 30-2. Consequently, even if the operating current increases, the latch-up phenomenon is unlikely to occur in this COMFET.
- FIG. 8 is a modified form of the COMFET shown in FIG. 3.
- This modification is constituted substantially in a similar manner to that shown in FIG. 3 except that it also comprises p + -type regions 41-1 and 41-2 and the n + -type layer 12A.
- the p + -type regions 41-1 and 41-2 are formed from the central portions of the surface areas of the p + -type regions 17-1 and 17-2 by the diffusion and are formed deeper than the p-type regions 15-1 and 15-2.
- the latch-up current of this COMFET can be further increased.
- the present invention has been described with respect to the embodiments, the invention is not limited to only these embodiments.
- the p + -type regions 21-1 and 33-1 may be formed so as to come into contact with the p + -type regions 17-3 and 30-1, respectively.
- the p + -type layer 11 is used as the fundamental semiconductor body.
Abstract
There is a conductivity modulated MOS transistor comprising: a p-type region formed in the surface area of an n- -type layer formed on a p+ -type layer; an n+ -type region formed in the surface area of this p-type region to face the n- -type layer; and a gate electrode formed through a gate insulation layer over a surface region of the p-type region sandwiched between the n- -type layer and the n+ -type region. This MOS transistor further comprises a p+ -type region formed inside the p-type region, at least under the n+ -type region and having a higher impurity concentration than the p-type region.
Description
This application is a continuation, of application Ser. No. 707,556, filed Mar. 4, 1985 now abandoned.
The present invention relates to a conductivity modulated MOS transistor device which is used as a power switching device.
Recently, a power MOSFET having source and channel regions which are formed by a Diffusion Self Align (DSA) method has been on the market as a power switching element. However, an element having a blocking voltage over 1000 V and sufficently low ON-State resistance has not been realized yet. This is because if the blocking voltage is raised in an ordinary power MOSFET, the ON-state resistance will have been increased. To solve this problem, the use of a conductivity modulated (COM)FET, as the power MOSFET, is needed. As shown in FIG. 1, this COMFET comprises a p+ -type silicon substrate 1 serving as a drain region, a high resistance layer 2 of an n- -type formed on the silicon substrate 1, p-type base regions 3-1 and 3-2 and n+ -type source regions 4-1 to 4-3 which are formed on the surface of the n- -type layer 2 by a DSA method. The surface areas of the p-type regions 3-1 and 3-2 between the n- -type layer 2 and the n+ -type regions 4-1 to 4-3 act as channel regions 5-1 to 5-3. Further, a gate electrode 7-1 is formed through an insulation layer 6-1 over the n+ -type region 4-1, channel region 5-1 and a part of the n- -type region 2. A gate electrode 7-2 is formed through an insulation layer 6-2 over the surface areas of the channel regions 5-2 and 5-3 and n- -type layer 2 between the n+ -type regions 4-2 and 4-3. On the other hand, a source electrode 8-1 is formed on the n+ -type regions 4-1 and 4-2 and p-type regions 3-1. A source electrode 8-2 is formed on the n+ -type region 4-3 and p-type region 3-2. A drain electrode 9 is formed on the p+ -type substrate 1.
For example, in case of forming the p-type region 3-1 and n+ -type regions 4-1 and 4-2 by the DSA method, the portion defining the outermost side in the mask used to form the p-type region 3-1 is also used as it is in order to form the n+ -type regions 4-1 and 4-2. This makes it possible to set a distance between the outermost side of the p-type region 3-1 and the outermost side of the n+ -type region 4-1 or 4-2, namely, a length of the channel region 5-1 or 5-2, to a desired value in accordance with diffusion process parameters such as diffusion time, diffusion temperature and the like.
When this COMFET is turned on, for instance, electrons flow from the n+ -type regions 4-1 and 4-2 into the n- -type layer 2 through the channel regions 5-1 and 5-2, respectively, and at the same time holes are injected from the p+ -type substrate 1 into the n- -type layer 2. Thus, a great amount of carriers are stored in the n- -type layer 2, thereby allowing the conductivity in the n- -type layer 2 to be modulated. The holes injected into the n- -type layer 2 flow into the source electrode 8-1, for instance, through the areas in the p-type region 3-1 below the n+ -type regions 4-1 and 4-2.
Although the COMFET shown in FIG. 1 has a structure similar to a thyristor, the source electrode 8-1 electrically connects the p-type region 3-1 with the n+ -type regions 4-1 and 4-2, so that this COMFET does not ordinarily operate as a thyristor.
This COMFET can be constituted so as to have sufficiently high blocking voltage and sufficiently small ON-state resistance owing to the conductivity modulation effect.
However, in this COMFET, when a large current flows into the COMFET when it is conductive, the voltage drop in the transverse direction at the p-base resistance area below the n+ -type regions 4-1 and 4-2 increases. The voltage drop acts to forwardly bias the pn junction between the p-type region 3-1 and the n+ -type region 4-1 or 4-2, so that this COMFET will have operated similarly to a thyristor. Thus, even if the voltages between the gate electrodes 7-1, 7-2 and the source electrode 8-1 are set to 0 V, a latch-up phenomenon is caused, so that the COMFET is not turned off.
To solve this problem, as shown in FIG. 2, conventionally, p+ -type regions 10-1 and 10-2 are formed by diffusion p+ -type impurites into the areas below the n+ -type regions 4-1 and 4-2 and n+ -type region 4-3. The resistance in the transverse direction in the area below the n+ -type regions 4-1 and 4-2 is reduced due to the existence of the p+ -type region 10-1. However, in this case, it is required to hold the impurity concentration in the channel regions 5-1 and 5-2 to be a low value; therefore, the diffusion in the transverse direction of the p+ -type region 10-1 must not reach the channel regions. Further, since the depth of diffusion of the p+ -type region 10-1 is great, a length of portion A of the transverse diffusion is long and the sheet resistance in the portion A cannot be made small enough as compared with that in a portion B, so that the resistance in the area from the channel region 5-1 to the source electrode 8-1 cannot be made sufficiently small. Consequently, the latch-up of the parasitic thyristor which is constituted by the regions, 4-1, 3-1, 2 and 1 cannot be suppressed.
It is an object of th present invention to provide a conductivity modulated MOS transistor device in which even in the case where a large current is allowed to flow, the latch-up phenomenon can be effectively suppressed.
This object is accomplished by a conductivity modulated MOS transistor device comprising: a semiconductor substrate of one conductivity type; a semiconductor layer of an opposite conductivity type formed on this substrate; a first semiconductor region of the one conductivity type formed in the surface area of this semiconductor layer; a second semiconductor region of the opposite conductivity type formed in the surface area of the first semiconductor region to face the semiconductor layer; the surface region of the first semiconductor region sandwiched between the second semiconductor region and the semiconductor layer forming a channel region; a gate region including a gate insulation layer formed at least on this channel region and a gate electrode formed on this gate insulaton layer; and a third semiconductor region of the one conductivity type formed in the first semiconductor region, at least under the second semiconductor region and having a higher impurity concentration than the first semiconductor region.
FIG. 1 is a schematic cross sectional view of a conventional COMFET;
FIG. 2 is a schematic cross sectional view of a COMFET in which the latch-up current characteristic of the COMFET shown in FIG. 1 is improved;
FIG. 3 is a schematic cross sectional view of a COMFET according to one embodiment of the present invention;
FIG. 4 is a graph showing the latch-up current characteristics of the COMFETs shown in FIGS. 2 and 3;
FIG. 5 is a graph showing the relationship between the ratio of the depths of n+ -type and p+ -type regions in FIG. 3 and the quantity of uncompensated boron in this p+ -type region;
FIG. 6 is a schematic cross sectional view of a COMFET according to another embodiment of the present invention;
FIG. 7 is a schematic cross sectional view of a COMFET according to still another embodiment of the invention;
FIG. 8 shows a modified form of the COMFET shown in FIG. 3 in which the withstanding voltage of the COMFET shown in FIG. 3 is improved;
FIG. 9 shows another modified form of the COMFET shown in FIG. 3 in which the withstanding voltage of the COMFET shown in FIG. 3 is improved; and
FIG. 10 shows a modified form of the COMFET shown in FIG. 6 in which the withstanding voltage of the COMFET shown in FIG. 6 is improved.
FIG. 3 schematically shows a cross section of a conductivity modulated MOS transistor according to one embodiment of the present invention. In the case of manufacturing this COMMOS transistor, an n- -type layer 12, having a low impurity concentration, a specific resistance over 50 Ω-cm and a thickness of about 100 μm, is first formed on a prepared p+ -type silicon substrate 11 due to an epitaxial growth method. Next, the surface of the n- -type layer 12 is oxidized to form a gate oxide film 13 and a polysilicon gate electrode 14 having a thickness of about 0.5 μm is formed on the gate oxide film 13. Thereafter, the gate electrode 14 is selectively removed by an etching process. Then, boron is diffused into the n- -type layer 12 using the residual gate electrode 14 as a mask to have a depth of about 8 μm, thereby forming p-type base regions 15-1 and 15-2. Subsequently, only the central portion of the window defined by the gate electrode 14 is covered by oxide films (not shown) and arsenic (As) is implanted into the p-type regions 15-1 and 15-2 with a dose amount of 5×1015 cm-2 by an ion implantation using these oxide films and gate electrode 14 as masks. The oxide films used for masking are removed to form a resist pattern having a window smaller than the window defined by the gate electrode 14. Boron is then implanted into the p-type regions 15-1 and 15-2 with a dose amount of 1×1015 cm-2 by an ion implantation using this resist pattern as a mask. The semiconductor structure obtained in this way is subjected to thermal treatment and the ion-implanted boron regions and arsenic regions are subjected to an annealing process, thereby forming n+ -type regions 16-1, 16-2 and 16-3 and p+ -type regions 17-1 and 17-2. Since the diffusing speed of boron is faster than arsenic, the p+ -type regions 17-1 and 17-2 are formed more deeply than the n+ -type regions 16-1 to 16-3. An oxide film (not shown) is formed on the whole upper surface of the semiconductor structure by a chemical vapor deposition method and contact holes are formed in the oxide film. After an Al layer is formed by a vapor deposition method, this Al layer is selectively removed to form a source electrode 18. Finally, a drain electrode 20 of a V-Ni-Au film is formed on the back surface of the substrate 11.
On the other hand, in the above manufacturing processes, it is also possible to execute an ion implantation to form the p+ -type regions 17-1 and 17-2 and after the annealing process, an ion implantation to form the n+ -type regions 16-1 to 16-3 may be performed.
In this embodiment, the p-type regions 15-1 and 15-2 are formed with impurity concentration of about 7×1016 cm-3, to set a threshold value of this COMFET to 1 to 3 V, while the p+ -type regions 17-1 and 17-2 are formed inside the p-type region 15-1 and 15-2 more deeply than the n+ -type regions 16-1 to 16-3. Thicknesses of n+ -type regions 16-1 to 16-3 are set to be less than 0.3 μm, for example, 0.1 to 0.25 l μm. The impurity concentration of the p+ -type region 17-1 under the n+ -type regions 16-1 and 16-2 and the p+ -type region 17-1 can be set to a value which is ten or more times larger than 7×1016 cm-3, which is an impurity concentration of the p-type region 15-1, for example, to a value of 5×1018 cm-3. The p+ -type region 17-1 can be set to a high impurity concentration even in the region near the channel regions, since the diffusion in the transverse direction is less. Therefore, a resistance between a channel region 19-1, 19-2 or 19-3 and the source electrode 18 can be made very small, thereby making it possible to set a current upon latch-up to a large value. Since the n+ -type regions 16-1 to 16-3 are formed as thin as about 0.2 μm, injection efficiency of the carriers from the n+ -type regions 16-1 to 16-3 into the p-type regions 15-1 to 15-2 is made remarkably low, thereby making it difficult for this COMFET to operate as a thyristor. As described above, in this embodiment, it is possible to obtain a COMFET, having a high withstanding voltage over 1000 V and a small enough ON-state resistance (e.g., 0.02 Ω in the FET of 1 cm2), which does not operate as a thyristor even if it carries an operating current of up to 1000 A/cm2.
FIG. 4 shows the relationship between the latch-up current and the temperature of the COMFETs of FIGS. 2 and 3 by a broken line and a solid line, respectively. In the cases where the p-type region 3-1 and p+ -type regoin 10-1 in FIG. 2 were formed to have depths of 4 μm and 7 μm respectively and where the p-type region 15-1 and p+ -type region 17-1 in FIG. 3 were formed to have depths of 4 μm and 2 μm, respectively. In this case, the latch-up currents of the COMFETs of FIGS. 2 and 3 are 500 A/cm2 and 1000 A/cm2 at 25° C., respectively. The latch-up current in the COMFET shown in FIG. 3 is larger. In FIG. 4, the latch-up current at a temperature of 25° C. is set at 100. It is obvious from FIG. 4 that with an increase in temperature the latch-up current in the COMFET of FIG. 2 decreases at a greater rate than that of the COMFET of FIG. 3. It is considered that this is because in the COMFET shown in FIG. 2, the p+ -type region 10-1 is deeply formed, so that the impurity concentration of the portion formed due to the transverse diffusion in the p+ -type region 10-1 is lower than the central portion thereof. Namely, the resistance of the outer peripheral region of the p+ -type region 10-1 which has a small impurity concentration and is located below the n+ -type region 4-1, largely varies in dependence upon a change in temperature, so this causes the latch-up current to vary considerably. On the contrary, since the p+ -type region 17-1 in FIG. 3 is shallow, the portion which is formed due to the diffusion in the transverse direction hardly exists and the p+ -type rego 17-1 has an uniformly high impurity concentration over the whole area. Therefore, the local region of the p+ -type region 17-1 located below the n+ -type region 16-1 also has a high impurity concentration, thus resistance in this local region is low and does not vary very much with a change in temperature. Consequently, the latch-up current of this COMFET does not largely vary in dependence upon the change in temperature.
FIG. 5 shows the relationship between the ratio XJ (n+)/XJ (p+) of a depth XJ (n+) of the n+ -type region 16-1 and a depth XJ (p+) of the p+ -type region 17-1 in FIG. 3, and the ratio A2/A1 of an amount A2 (cm-2) of uncompensated boron in the outer peripheral region of the p+ -type region 17-1 existing below the n+ -type region 16-1 which is not affected by the formation of the n+ -type region 16-1 and a total dose amount A1 (cm-2) of implanted boron.
It is obvious from FIG. 5 that in a case where the depth XJ (n+) of n+ -type region 16-1 is set to a value of 20% or more of the depth XJ (p+) of p+ -type region 17-1, the ratio of the amount A2 of uncompensated boron to the total boron dose A1 will become less than 50%. It is desirable to set the XJ(n+) to be less than 20% of the XJ (p+). To set the distance of diffusion in the transverse direction to a small enough value, e.g., less than 2 μm, it is required to suppress the diffusion depth of p+ -type region 17-1 to be less than 2 μm. On the other hand, in the region below the n+ -type region 16-1, in order to leave at least 50% of the total boron dose A1 in the p+ -type region 17-1, it is necessary to set the diffusion depth of n+ -type region 16-1 to be less that 0.34 μm, as will be understood from FIG. 5.
FIG. 6 shows a schematic structure of a COMFET according to another embodiment of the present invention. This COMFET is constituted in a similar manner to that shown in FIG. 3, except that p+ -type regions 21-1 and 21-2 are respectively formed in the surface areas of the p-type regions 15-1 and 15-2 and that, in place of the p+ -type regions 17-1 and 17-2, a p+ -type embedded layer 17-3 is formed below the n+ -type regions 16-1 and 16-2 and a p+ -type embedded layer 17-4 is formed below the n+ -type region 16-3.
These p+ -type embedded layers 17-3 and 17-4 are formed after the n+ -type regions 16-1, 16-2 and 16-3 were formed in the surface areas of the p-type regions 15-1 and 15-2 to have dpths of about 0.2 μm, p+ -type impurities are implanted at an accelerating voltage of about 200 keV into the portions located below the n+ -type regions 16-1 and 16-2 and source electrode 18, and into the portions locating below the n+ -type region 16-3 and source electrode 18 by the ion implantation. They are then subjected to the annealing process.
In this embodiment, the portions in the p+ -type layers 17-3 and 17-4, below the p+ -type regions 21-1 and 21-2, can be removed.
In this embodiment, the resistance between the channel region 19-1, 19-2 or 19-3 and the source electrode 18 can be made small enough similar to that shown in FIG. 3, and a high withstanding voltage, a large latch-up current and a small ON-state resistance can be derived.
FIG. 7 shows a schematic cross sectional structure of the COMFET according to still another embodiment of the present invention. In this embodiment, an n+ -type layer 12A is formed on the p+ -type substrate 11 and the n- -type layer 12 is formed on the n+ -type layer 12A. The p+ -type regions 30-1 and 30-2 are formed in the surface areas of the n- -type layer 12 and an n- -type layer 31 is formed on the n- -type layer 12 and p+ -type regions 30-1 and 30-2 by an epitaxial growth method. Further, in the n- -type epitaxial layer 31, p-type layers 32-1 and 32-2 are formed so as to reach the p+ -type regions 30-1 and 30-2. Thereafter, p+ -type regions 33-1 and 33-2 are respectively formed in the p-type regions 32-1 and 32-2 and n+ -type regions 34-1, 34-2 and 34-3 are formed in the surface areas of the p-type regions 32-1 and 32-2.
In this embodiment, the resistances under the n+ -type regions 34-1, 34-2 and 34-3 can also be remarkably reduced due to the existence of the p+ -type regions 30-1 and 30-2. Consequently, even if the operating current increases, the latch-up phenomenon is unlikely to occur in this COMFET.
FIG. 8 is a modified form of the COMFET shown in FIG. 3. This modification is constituted substantially in a similar manner to that shown in FIG. 3 except that it also comprises p+ -type regions 41-1 and 41-2 and the n+ -type layer 12A. The p+ -type regions 41-1 and 41-2 are formed from the central portions of the surface areas of the p+ -type regions 17-1 and 17-2 by the diffusion and are formed deeper than the p-type regions 15-1 and 15-2. By forming the deep p+ -type regions 41-1 and 41-2 below the source electrodes 18 in this way, the latch-up current of this COMFET can be further increased.
Although the present invention has been described with respect to the embodiments, the invention is not limited to only these embodiments. For example, in the embodiments shown in FIGS. 6 and 7, the p+ -type regions 21-1 and 33-1 may be formed so as to come into contact with the p+ -type regions 17-3 and 30-1, respectively.
On the other hand, in all of the foregoing embodiments, the p+ -type layer 11 is used as the fundamental semiconductor body. However, it is also possible to form the n+ -type layer 12A and p+ -type layer 11 on and over the n- -type layer 12 by diffusion and use this n- -type layer 12 as the fundamental semiconductor body.
Claims (5)
1. A conductivity modulated MOS transistor device comprising:
a first semiconductor layer of one conductivity type;
a second semiconductor layer of an opposite conductivity type, formed in contact with said first semiconductor layer;
a first semiconductor region of said one conductivity type formed by diffusion in a surface area of said second semiconductor layer;
a second semiconductor region of said opposite conductivity type formed by diffusion in a surface region of said first semiconductor region to face said second semiconductor layer, the surface region of said first semiconductor region sandwiched between said second semiconductor region and said second semiconductor layer forming a channel region, and a source electrode formed on the second semiconductor region;
a gate region including a gate insulation layer formed at least on said channel region, and a gate electrode formed on the gate insulation layer;
a third semiconductor region of said one conductivity type formed by diffusion in said first semiconductor region without entering the channel region, and shallower than said first semiconductor region and deeper than said second semiconductor region, and including a portion which lies outside a vertical projection of .Iadd.a contact area between .Iaddend.said source electrode .Iadd.and said second semiconductor region .Iaddend.directly under said second semiconductor region and has a higher impurity concentration than said first semiconductor region; and
a fourth semiconductor region of said one conductivity type formed by diffusion from central portions of the surface of said third semiconductor region within the vertical projection of said third semiconductor region and deeper than the first semiconductor region without extending to said portion of said third semiconductor region and said channel region.
2. A conductivity-modulated MOS transistor according to claim 1, wherein said fourth semiconductor region is formed outside the vertical projection of said gate electrode.
3. A conductivity-modulated MOS transistor according to claim 1, wherein said fourth semiconductor region is formed inside the vertical projection of said .Iadd.contact area between said .Iaddend.source electrode .Iadd.and said second semiconductor region .Iaddend..
4. A MOS transistor device according to claim 1, wherein said third semiconductor region is formed at .[.at.]. .Iadd.a .Iaddend.depth which is at least twice as deep as said second semiconductor region.
5. A MOS transistor device according to claim 4, wherein said second semiconductor region is formed at a depth of not more than 0.3 μm.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59052810A JPS60196974A (en) | 1984-03-19 | 1984-03-19 | Conduction modulation type mosfet |
JP59-52810 | 1984-03-19 |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06707556 Continuation | 1985-03-04 | ||
US06/930,083 Reissue US4680604A (en) | 1984-03-19 | 1986-11-13 | Conductivity modulated MOS transistor device |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE32784E true USRE32784E (en) | 1988-11-15 |
Family
ID=12925197
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/930,083 Ceased US4680604A (en) | 1984-03-19 | 1986-11-13 | Conductivity modulated MOS transistor device |
US07/126,309 Expired - Lifetime USRE32784E (en) | 1984-03-19 | 1987-11-27 | Conductivity modulated MOS transistor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/930,083 Ceased US4680604A (en) | 1984-03-19 | 1986-11-13 | Conductivity modulated MOS transistor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US4680604A (en) |
JP (1) | JPS60196974A (en) |
DE (1) | DE3509899C2 (en) |
GB (1) | GB2156151B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5105243A (en) * | 1987-02-26 | 1992-04-14 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US5132767A (en) * | 1986-09-30 | 1992-07-21 | Kabushiki Kaisha Toshiba | Double gate GTO thyristor |
US5237186A (en) * | 1987-02-26 | 1993-08-17 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US5315134A (en) * | 1991-06-10 | 1994-05-24 | Kabushiki Kaisha Toshiba | Thyristor with insulated gate |
US5397905A (en) * | 1993-02-16 | 1995-03-14 | Fuji Electric Co., Ltd. | Power semiconductor device having an insulated gate field effect transistor and a bipolar transistor |
US5477065A (en) * | 1990-07-02 | 1995-12-19 | Kabushiki Kaisha Toshiba | Lateral thin film thyristor with bevel |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212396A (en) * | 1983-11-30 | 1993-05-18 | Kabushiki Kaisha Toshiba | Conductivity modulated field effect transistor with optimized anode emitter and anode base impurity concentrations |
US4587713A (en) * | 1984-02-22 | 1986-05-13 | Rca Corporation | Method for making vertical MOSFET with reduced bipolar effects |
JPH0618255B2 (en) * | 1984-04-04 | 1994-03-09 | 株式会社東芝 | Semiconductor device |
US4672407A (en) * | 1984-05-30 | 1987-06-09 | Kabushiki Kaisha Toshiba | Conductivity modulated MOSFET |
US4963951A (en) * | 1985-11-29 | 1990-10-16 | General Electric Company | Lateral insulated gate bipolar transistors with improved latch-up immunity |
EP0229362B1 (en) * | 1986-01-10 | 1993-03-17 | General Electric Company | Semiconductor device and method of fabrication |
JPH0758782B2 (en) * | 1986-03-19 | 1995-06-21 | 株式会社東芝 | Semiconductor device |
US4962411A (en) * | 1986-03-21 | 1990-10-09 | Nippondenso Co., Ltd. | Semiconductor device with current detecting function |
JP2746325B2 (en) * | 1986-09-24 | 1998-05-06 | 富士電機株式会社 | Vertical conductivity type MOS-FET |
JPS6381862A (en) * | 1986-09-25 | 1988-04-12 | Fuji Electric Co Ltd | Insulated-gate bipolar transistor |
JPS63122277A (en) * | 1986-11-12 | 1988-05-26 | Fuji Electric Co Ltd | Vertical mosfet |
JPH07123166B2 (en) * | 1986-11-17 | 1995-12-25 | 日産自動車株式会社 | Conductivity modulation type MOSFET |
JPS63141375A (en) * | 1986-12-03 | 1988-06-13 | Fuji Electric Co Ltd | Insulated gate field effect transistor |
US5144401A (en) * | 1987-02-26 | 1992-09-01 | Kabushiki Kaisha Toshiba | Turn-on/off driving technique for insulated gate thyristor |
JPH0821713B2 (en) * | 1987-02-26 | 1996-03-04 | 株式会社東芝 | Conduction modulation type MOSFET |
JP2579979B2 (en) * | 1987-02-26 | 1997-02-12 | 株式会社東芝 | Method for manufacturing semiconductor device |
JPH01225164A (en) * | 1988-03-03 | 1989-09-08 | Fuji Electric Co Ltd | Manufacture of insulated gate mosfet |
US4821095A (en) * | 1987-03-12 | 1989-04-11 | General Electric Company | Insulated gate semiconductor device with extra short grid and method of fabrication |
JP2786196B2 (en) * | 1987-07-21 | 1998-08-13 | 株式会社デンソー | Insulated gate semiconductor device |
JPS6449273A (en) * | 1987-08-19 | 1989-02-23 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
US5118638A (en) * | 1988-03-18 | 1992-06-02 | Fuji Electric Co., Ltd. | Method for manufacturing MOS type semiconductor devices |
JPH0687504B2 (en) * | 1988-04-05 | 1994-11-02 | 株式会社東芝 | Semiconductor device |
JPH0777262B2 (en) * | 1988-04-19 | 1995-08-16 | 日本電気株式会社 | Vertical field effect transistor |
JP2698645B2 (en) * | 1988-05-25 | 1998-01-19 | 株式会社東芝 | MOSFET |
JPH0828506B2 (en) * | 1988-11-07 | 1996-03-21 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US4958211A (en) * | 1988-09-01 | 1990-09-18 | General Electric Company | MCT providing turn-off control of arbitrarily large currents |
US4901127A (en) * | 1988-10-07 | 1990-02-13 | General Electric Company | Circuit including a combined insulated gate bipolar transistor/MOSFET |
US5171696A (en) * | 1988-11-07 | 1992-12-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
EP0371785B1 (en) * | 1988-11-29 | 1996-05-01 | Kabushiki Kaisha Toshiba | Lateral conductivity modulated MOSFET |
JPH0783122B2 (en) * | 1988-12-01 | 1995-09-06 | 富士電機株式会社 | Method for manufacturing semiconductor device |
JPH02208976A (en) * | 1989-02-09 | 1990-08-20 | Nissan Motor Co Ltd | Conductivity modulation type mosfet |
DE4006886A1 (en) * | 1989-03-06 | 1990-09-13 | Fuji Electric Co Ltd | Semiconductor IC - uses MIS-field effect transistor configuration arranged to prevent current capacity sacrifice |
JPH02312280A (en) * | 1989-05-26 | 1990-12-27 | Mitsubishi Electric Corp | Insulated gate bipolar transistor |
US5072267A (en) * | 1989-06-28 | 1991-12-10 | Nec Corporation | Complementary field effect transistor |
US4970173A (en) * | 1989-07-03 | 1990-11-13 | Motorola, Inc. | Method of making high voltage vertical field effect transistor with improved safe operating area |
EP0416805B1 (en) * | 1989-08-30 | 1996-11-20 | Siliconix, Inc. | Transistor with voltage clamp |
US5005061A (en) * | 1990-02-05 | 1991-04-02 | Motorola, Inc. | Avalanche stress protected semiconductor device having variable input impedance |
DE69029942T2 (en) * | 1990-10-16 | 1997-08-28 | Sgs Thomson Microelectronics | Method of manufacturing vertical current MOS power transistors |
JP2807114B2 (en) * | 1990-12-21 | 1998-10-08 | シリコニックス・インコーポレイテッド | Method for controlling defect formation in silicon integrated circuit fabrication, method for controlling oxide film quality and defect formation, double diffusion integrated circuit device cell, and method for forming integrated circuit MOSFET cell |
US5428228A (en) * | 1991-06-10 | 1995-06-27 | Kabushiki Kaisha Toshiba | Method of operating thyristor with insulated gates |
JPH05160407A (en) * | 1991-12-09 | 1993-06-25 | Nippondenso Co Ltd | Vertical insulating gate type semiconductor device and manufacture thereof |
US5268586A (en) * | 1992-02-25 | 1993-12-07 | North American Philips Corporation | Vertical power MOS device with increased ruggedness and method of fabrication |
JPH06244429A (en) * | 1992-12-24 | 1994-09-02 | Mitsubishi Electric Corp | Insulated-gate semiconductor device and manufacture thereof |
US5405794A (en) * | 1994-06-14 | 1995-04-11 | Philips Electronics North America Corporation | Method of producing VDMOS device of increased power density |
US5701023A (en) * | 1994-08-03 | 1997-12-23 | National Semiconductor Corporation | Insulated gate semiconductor device typically having subsurface-peaked portion of body region for improved ruggedness |
US5605855A (en) * | 1995-02-28 | 1997-02-25 | Motorola Inc. | Process for fabricating a graded-channel MOS device |
WO1999056323A1 (en) | 1998-04-27 | 1999-11-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and process for manufacturing the same |
JP4357127B2 (en) | 2000-03-03 | 2009-11-04 | 株式会社東芝 | Semiconductor device |
US6583024B1 (en) * | 2001-12-06 | 2003-06-24 | Seh America, Inc. | High resistivity silicon wafer with thick epitaxial layer and method of producing same |
US7279743B2 (en) | 2003-12-02 | 2007-10-09 | Vishay-Siliconix | Closed cell trench metal-oxide-semiconductor field effect transistor |
US8183629B2 (en) * | 2004-05-13 | 2012-05-22 | Vishay-Siliconix | Stacked trench metal-oxide-semiconductor field effect transistor device |
US8188539B2 (en) * | 2005-08-10 | 2012-05-29 | Freescale Semiconductor, Inc. | Field-effect semiconductor device and method of forming the same |
US8471390B2 (en) * | 2006-05-12 | 2013-06-25 | Vishay-Siliconix | Power MOSFET contact metallization |
US8368126B2 (en) * | 2007-04-19 | 2013-02-05 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
JP2010016284A (en) * | 2008-07-07 | 2010-01-21 | Toyota Central R&D Labs Inc | Semiconductor device |
US9306056B2 (en) | 2009-10-30 | 2016-04-05 | Vishay-Siliconix | Semiconductor device with trench-like feed-throughs |
WO2012056536A1 (en) | 2010-10-27 | 2012-05-03 | 富士電機株式会社 | Semiconductor device and method for manufacturing semiconductor device |
JP5997426B2 (en) * | 2011-08-19 | 2016-09-28 | 株式会社日立製作所 | Semiconductor device and manufacturing method of semiconductor device |
JP7285277B2 (en) | 2021-03-31 | 2023-06-01 | 本田技研工業株式会社 | BiMOS semiconductor device |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA965188A (en) * | 1971-08-26 | 1975-03-25 | Sony Corporation | Field effect transistor |
DE2904424A1 (en) * | 1979-02-06 | 1980-08-07 | Siemens Ag | THYRISTOR CONTROLLED BY FIELD EFFECT TRANSISTOR |
GB2062349A (en) * | 1979-10-30 | 1981-05-20 | Rca Corp | Mosfet |
JPS5742164A (en) * | 1980-08-27 | 1982-03-09 | Hitachi Ltd | Semiconductor device |
US4345265A (en) * | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
US4364073A (en) * | 1980-03-25 | 1982-12-14 | Rca Corporation | Power MOSFET with an anode region |
JPS5816569A (en) * | 1981-07-22 | 1983-01-31 | Hitachi Ltd | Vertical type mosfet |
GB2103877A (en) * | 1981-08-07 | 1983-02-23 | Hitachi Ltd | Gate protection for insulated gate semiconductor devices |
JPS5868979A (en) * | 1981-10-21 | 1983-04-25 | Hitachi Ltd | Semiconductor device |
JPS58153368A (en) * | 1982-03-09 | 1983-09-12 | Toshiba Corp | Insulated gate field effect transistor |
JPS58197771A (en) * | 1982-04-05 | 1983-11-17 | ゼネラル・エレクトリツク・カンパニイ | Insulated gate rectifier improved for energizing capacity |
EP0094891A2 (en) * | 1982-05-20 | 1983-11-23 | Fairchild Semiconductor Corporation | Method of fabricating a vertical power MOSFET structure |
US4587713A (en) * | 1984-02-22 | 1986-05-13 | Rca Corporation | Method for making vertical MOSFET with reduced bipolar effects |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57134855U (en) * | 1981-02-17 | 1982-08-23 | ||
JPS5819771A (en) * | 1981-07-24 | 1983-02-04 | Victor Co Of Japan Ltd | Transfer controlling system of reproducing stylus |
-
1984
- 1984-03-19 JP JP59052810A patent/JPS60196974A/en active Granted
-
1985
- 1985-03-06 GB GB08505731A patent/GB2156151B/en not_active Expired
- 1985-03-19 DE DE3509899A patent/DE3509899C2/en not_active Expired - Lifetime
-
1986
- 1986-11-13 US US06/930,083 patent/US4680604A/en not_active Ceased
-
1987
- 1987-11-27 US US07/126,309 patent/USRE32784E/en not_active Expired - Lifetime
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA965188A (en) * | 1971-08-26 | 1975-03-25 | Sony Corporation | Field effect transistor |
DE2904424A1 (en) * | 1979-02-06 | 1980-08-07 | Siemens Ag | THYRISTOR CONTROLLED BY FIELD EFFECT TRANSISTOR |
GB2062349A (en) * | 1979-10-30 | 1981-05-20 | Rca Corp | Mosfet |
US4364073A (en) * | 1980-03-25 | 1982-12-14 | Rca Corporation | Power MOSFET with an anode region |
US4345265A (en) * | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
JPS5742164A (en) * | 1980-08-27 | 1982-03-09 | Hitachi Ltd | Semiconductor device |
JPS5816569A (en) * | 1981-07-22 | 1983-01-31 | Hitachi Ltd | Vertical type mosfet |
GB2103877A (en) * | 1981-08-07 | 1983-02-23 | Hitachi Ltd | Gate protection for insulated gate semiconductor devices |
JPS5868979A (en) * | 1981-10-21 | 1983-04-25 | Hitachi Ltd | Semiconductor device |
JPS58153368A (en) * | 1982-03-09 | 1983-09-12 | Toshiba Corp | Insulated gate field effect transistor |
JPS58197771A (en) * | 1982-04-05 | 1983-11-17 | ゼネラル・エレクトリツク・カンパニイ | Insulated gate rectifier improved for energizing capacity |
EP0094891A2 (en) * | 1982-05-20 | 1983-11-23 | Fairchild Semiconductor Corporation | Method of fabricating a vertical power MOSFET structure |
US4503598A (en) * | 1982-05-20 | 1985-03-12 | Fairchild Camera & Instrument Corporation | Method of fabricating power MOSFET structure utilizing self-aligned diffusion and etching techniques |
US4587713A (en) * | 1984-02-22 | 1986-05-13 | Rca Corporation | Method for making vertical MOSFET with reduced bipolar effects |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5132767A (en) * | 1986-09-30 | 1992-07-21 | Kabushiki Kaisha Toshiba | Double gate GTO thyristor |
US5105243A (en) * | 1987-02-26 | 1992-04-14 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US5237186A (en) * | 1987-02-26 | 1993-08-17 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US5477065A (en) * | 1990-07-02 | 1995-12-19 | Kabushiki Kaisha Toshiba | Lateral thin film thyristor with bevel |
US5315134A (en) * | 1991-06-10 | 1994-05-24 | Kabushiki Kaisha Toshiba | Thyristor with insulated gate |
US5397905A (en) * | 1993-02-16 | 1995-03-14 | Fuji Electric Co., Ltd. | Power semiconductor device having an insulated gate field effect transistor and a bipolar transistor |
Also Published As
Publication number | Publication date |
---|---|
DE3509899C2 (en) | 1994-06-09 |
JPH0467343B2 (en) | 1992-10-28 |
GB2156151B (en) | 1987-11-11 |
GB8505731D0 (en) | 1985-04-11 |
GB2156151A (en) | 1985-10-02 |
DE3509899A1 (en) | 1985-09-19 |
US4680604A (en) | 1987-07-14 |
JPS60196974A (en) | 1985-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE32784E (en) | Conductivity modulated MOS transistor device | |
US5248627A (en) | Threshold adjustment in fabricating vertical dmos devices | |
KR100305978B1 (en) | Field-effect trench transistors with lightly doped epitaxial regions on the surface of transistors | |
US5342797A (en) | Method for forming a vertical power MOSFET having doped oxide side wall spacers | |
US5539237A (en) | Schottky diode with guard ring | |
EP0081269A2 (en) | Insulated-gate field-effect transistors | |
EP0292782B1 (en) | Vertical mosfet having voltage regulator diode at shallower subsurface position | |
US5382536A (en) | Method of fabricating lateral DMOS structure | |
US5323057A (en) | Lateral bipolar transistor with insulating trenches | |
JPH0690009A (en) | Semiconductor device | |
US20040212033A1 (en) | Semiconductor device and method for manufacturing the same | |
KR0166052B1 (en) | High voltage merged bipolar cmos technology | |
US5874338A (en) | MOS-technology power device and process of making same | |
US5728593A (en) | Power insulated-gate transistor having three terminals and a manufacturing method thereof | |
US5780878A (en) | Lateral gate, vertical drift region transistor | |
WO2006082618A1 (en) | Semiconductor device and method for manufacturing the same | |
US4717679A (en) | Minimal mask process for fabricating a lateral insulated gate semiconductor device | |
US4216038A (en) | Semiconductor device and manufacturing process thereof | |
GB1593937A (en) | I2l integrated circuitry | |
JP3186298B2 (en) | Method for manufacturing MOS type semiconductor device | |
JPH01132167A (en) | Semiconductor device | |
US6586799B1 (en) | Semiconductor device and method of manufacturing same | |
EP0563504B1 (en) | Integrated current-limiter device for power MOS transistors and process for the manufacture of said device | |
JPS6273766A (en) | Semiconductor device | |
Ueda et al. | A new channel-doping technique for high-voltage depletion-mode power MOSFET's |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |