USRE37082E1 - RF transistor package with nickel oxide barrier - Google Patents

RF transistor package with nickel oxide barrier Download PDF

Info

Publication number
USRE37082E1
USRE37082E1 US08/227,424 US22742494A USRE37082E US RE37082 E1 USRE37082 E1 US RE37082E1 US 22742494 A US22742494 A US 22742494A US RE37082 E USRE37082 E US RE37082E
Authority
US
United States
Prior art keywords
leads
metal
gold
cap
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/227,424
Inventor
Gasper Butera
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Priority to US08/227,424 priority Critical patent/USRE37082E1/en
Assigned to STMICROELECTRONICS, INC. reassignment STMICROELECTRONICS, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SGS-THOMSON MICROELECTRONICS, INC.
Assigned to STMICROELECTRONICS, INC. reassignment STMICROELECTRONICS, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SGS-THOMSON MICROELECTRONICS, INC.
Application granted granted Critical
Publication of USRE37082E1 publication Critical patent/USRE37082E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6644—Packaging aspects of high-frequency amplifiers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H01L2924/30111—Impedance matching

Definitions

  • This invention provides a novel package for RF transistors which offers improved stability to wave and vapor phase soldering.
  • Hybrid RF power, semiconductive devices, or packages are well-known in the art.
  • Such devices or packages include a transistor and an input capacitor mounted upon appropriately metallized surfaces of a beryllia substrate including a lead frame arrangement bonded to the metallized areas which includes input, output and ground portions or members.
  • Appropriate wire bonds extend from the active portions of the transistor and capacitor to the various lead portions as is well understood.
  • Such hybrid devices, or packages may be characterized as having an input circuit and output circuit and a common circuit which includes common lead inductance.
  • the beryllia substrate is electrically insulating but thermally conducting and is usually mounted upon a relatively massive metallic heat sink. Appropriate ground connections may be made to the grounded heat sink.
  • the input and output circuits usually comprise microstrip conductor means which include a metallic strip mounted on an insulating substrate whose impedance are matched to those of the input and output circuits of the transistor.
  • the microstrip circuit devices may also be grounded to the metallic heat sink, for example, by wrap around metallizations.
  • the RF transistor packages have protective caps sealed over the active silicon device with epoxy.
  • Automated package assembly techniques such as wave soldering and vapor phase soldering, employ temperatures and conditions which often cause breakdown of the epoxy and leakage of the solder into the active region of the device.
  • the solder and solder flux may leach and travel along the gold underneath the epoxy.
  • Equipment manufacturers must therefore rely on hand soldering of devices into boards after automatically inserting and soldering all other components.
  • An RF transistor package is provided, exhibiting superior stability to wave and vapor phase soldering.
  • the improved device has a barrier of nickel oxide in proximity to, and encircling, the active region, thereby preventing solder from penetrating the epoxy/cap interface.
  • This barrier is formed by placing a photoresist material over nickel or nickel-plated leads prior to gold plating. A narrow ring or annulus of nickel without gold plating then surrounds the active area. This unplated region is oxidized during assembly of the package, creating the nickel oxide barrier, and a cap sealed to the ring area with epoxy.
  • the nickel oxide barrier resists migration of solder, thereby maintaining the integrity of the package.
  • FIG. 1 is a top view of a typical package of this invention.
  • FIG. 2 is a side view of the package of FIG. 1 .
  • FIG. 3 is an exploded view of the cap-to-lead junction shown in FIG. 2 .
  • FIG. 1 a package of this invention without its cap is viewed from above.
  • Copper flange 10 and gold-plated leads 12 perform usual mounting and connecting functions.
  • the active region 14 contains transistor and capacitor dies 16 and 18 respectively, joined to each other, and the leads 12 with suitable connectors 19 , usually gold wire.
  • Nickel oxide barrier strips 20 on the leads are shown as forming segments of a ring surrounding the active area.
  • the unshaded regions 22 of the ring are beryllia which will be covered with epoxy prior to attachment of the cap.
  • FIG. 2 a representative package of the invention is shown from the side in outline form.
  • Copper flange 10 acts as a mounting frame as well as a heat sink for the assembled device. Any thermally and electrically conductive material suitable for use as a base member may be substituted for the copper.
  • the beryllium oxide pill support for the lead frame 12 and active area 14 including transistor die 16 , capacitor die 18 , and gold wire connectors 19 .
  • the pill is generally a thermally conducting, electrically insulating support with its lower surface coupled to the base member and the upper surface having a thin conductive coating.
  • the lead frame 12 is usually machined from kovar (iron/cobalt) or alloy 42 (nickel/iron).
  • the base metal is then coated with a layer of nickel followed with a layer of gold. Typically, the plating layers are from about 130 to about 300 microinches thick.
  • These gold plated leads are mounted on the pill and electrically connected to the transistor die 16 , optionally to additional electronic devices, such as capacitors, which are also mounted on the pill.
  • a ceramic cap 24 covers the active area 14 .
  • the ceramic cap is bonded to the pill and leads as shown in region 26 of FIG. 2 .
  • An epoxy preform 28 is sited on top of the nickel oxide strip 20 .
  • the nickel oxide strip is present on each lead and serves as a barrier to the migration of solder under the cap during wave soldering.
  • FIG. 3 is an exploded view of region 26 of FIG. 2, the ceramic cap 24 is mounted on the epoxy preform 28 .
  • the epoxy preform is in turn mounted on the nickel oxide strip 20 of gold-plated lead 12 .
  • the gold-plated leads are not completely coated with gold, but have a narrow unplated region near the end proximate to the chip.
  • the unplated region is made by masking the base metal lead during coating so that a narrow strip of nickel is left uncoated. This exposed strip is of sufficient width to accommodate the leading edges of the cap.
  • the exposed nickel of the leads is rapidly oxidized. Subsequently, the cap is epoxied over the nickel oxide strips.
  • the leads of this invention it is only necessary to prevent the gold plating from covering a region of the leads sufficiently wide to afford some barrier. This may be achieved via negative resist with a clear field mask or positive resist with a dark field mask.
  • the gold plating is conducted on leads which have already been brazed to a pill by conventional methods.

Abstract

An improved transistor package with superior stability to wave soldering, having a nickel oxide barrier strip formed on the surface of the leads.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention provides a novel package for RF transistors which offers improved stability to wave and vapor phase soldering.
2. Description of Related Art
Hybrid RF power, semiconductive devices, or packages, are well-known in the art. Typically such devices or packages include a transistor and an input capacitor mounted upon appropriately metallized surfaces of a beryllia substrate including a lead frame arrangement bonded to the metallized areas which includes input, output and ground portions or members. Appropriate wire bonds extend from the active portions of the transistor and capacitor to the various lead portions as is well understood. Such hybrid devices, or packages, may be characterized as having an input circuit and output circuit and a common circuit which includes common lead inductance.
The beryllia substrate is electrically insulating but thermally conducting and is usually mounted upon a relatively massive metallic heat sink. Appropriate ground connections may be made to the grounded heat sink. Further, the input and output circuits usually comprise microstrip conductor means which include a metallic strip mounted on an insulating substrate whose impedance are matched to those of the input and output circuits of the transistor. In addition, the microstrip circuit devices may also be grounded to the metallic heat sink, for example, by wrap around metallizations.
The RF transistor packages have protective caps sealed over the active silicon device with epoxy. Automated package assembly techniques, such as wave soldering and vapor phase soldering, employ temperatures and conditions which often cause breakdown of the epoxy and leakage of the solder into the active region of the device. In addition, when soldering onto a gold lead, the solder and solder flux may leach and travel along the gold underneath the epoxy. Equipment manufacturers must therefore rely on hand soldering of devices into boards after automatically inserting and soldering all other components.
There remains a need, then, for an improved package which will permit total automation of the assembly process.
SUMMARY OF THE INVENTION
An RF transistor package is provided, exhibiting superior stability to wave and vapor phase soldering. The improved device has a barrier of nickel oxide in proximity to, and encircling, the active region, thereby preventing solder from penetrating the epoxy/cap interface. This barrier is formed by placing a photoresist material over nickel or nickel-plated leads prior to gold plating. A narrow ring or annulus of nickel without gold plating then surrounds the active area. This unplated region is oxidized during assembly of the package, creating the nickel oxide barrier, and a cap sealed to the ring area with epoxy. The nickel oxide barrier resists migration of solder, thereby maintaining the integrity of the package.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a top view of a typical package of this invention.
FIG. 2 is a side view of the package of FIG. 1.
FIG. 3 is an exploded view of the cap-to-lead junction shown in FIG. 2.
DETAILED DESCRIPTION OF THE INVENTION
In FIG. 1, a package of this invention without its cap is viewed from above. Copper flange 10 and gold-plated leads 12 perform usual mounting and connecting functions. The active region 14 contains transistor and capacitor dies 16 and 18 respectively, joined to each other, and the leads 12 with suitable connectors 19, usually gold wire. Nickel oxide barrier strips 20 on the leads are shown as forming segments of a ring surrounding the active area. The unshaded regions 22 of the ring are beryllia which will be covered with epoxy prior to attachment of the cap.
In FIG. 2, a representative package of the invention is shown from the side in outline form. Copper flange 10 acts as a mounting frame as well as a heat sink for the assembled device. Any thermally and electrically conductive material suitable for use as a base member may be substituted for the copper. The beryllium oxide pill support for the lead frame 12 and active area 14, including transistor die 16, capacitor die 18, and gold wire connectors 19. The pill is generally a thermally conducting, electrically insulating support with its lower surface coupled to the base member and the upper surface having a thin conductive coating.
The lead frame 12 is usually machined from kovar (iron/cobalt) or alloy 42 (nickel/iron). The base metal is then coated with a layer of nickel followed with a layer of gold. Typically, the plating layers are from about 130 to about 300 microinches thick. These gold plated leads are mounted on the pill and electrically connected to the transistor die 16, optionally to additional electronic devices, such as capacitors, which are also mounted on the pill. A ceramic cap 24 covers the active area 14. The ceramic cap is bonded to the pill and leads as shown in region 26 of FIG. 2. An epoxy preform 28 is sited on top of the nickel oxide strip 20. The nickel oxide strip is present on each lead and serves as a barrier to the migration of solder under the cap during wave soldering.
Referring now to FIG. 3, which is an exploded view of region 26 of FIG. 2, the ceramic cap 24 is mounted on the epoxy preform 28. The epoxy preform is in turn mounted on the nickel oxide strip 20 of gold-plated lead 12.
In this invention the gold-plated leads are not completely coated with gold, but have a narrow unplated region near the end proximate to the chip. The unplated region is made by masking the base metal lead during coating so that a narrow strip of nickel is left uncoated. This exposed strip is of sufficient width to accommodate the leading edges of the cap. During the mounting of the chip to the pill the exposed nickel of the leads is rapidly oxidized. Subsequently, the cap is epoxied over the nickel oxide strips.
In forming the leads of this invention, it is only necessary to prevent the gold plating from covering a region of the leads sufficiently wide to afford some barrier. This may be achieved via negative resist with a clear field mask or positive resist with a dark field mask. Preferably, the gold plating is conducted on leads which have already been brazed to a pill by conventional methods.
While several embodiments of the invention have been described in detail herein and illustrated in the accompanying drawings, further modifications of the invention will be obvious to one skilled in the art of package design. These further modifications and their equivalents are understood to be encompassed within the scope of the following claims.

Claims (22)

What is claimed is:
1. A semiconductor device comprising in combination:
a thermally and electrically conducting base member;
a thermally conducting, electrically insulating support for a semiconductor die, said support having upper and lower surfaces, said lower surface coupled to said base member and said upper surface having a conductive coating thereon;
a semiconductor die mounted on and electrically coupled to said upper surface of said support;
a plurality of gold-plated leads mounted on said upper surface of said support and electrically connected to said semiconductor die, each of said leads having a nickel oxide barrier strip near the end of the lead proximate to the semiconductor die, said oxide barrier strip of a size and shape adapted to accept the leading edge of a protective cap; and
a protective cap for the semiconductor die, said cap non-hermetically sealed by epoxy to the leads and the support at the nickel oxide barrier strip, said strip protecting said semiconductor die from contamination by solder.
2. A device of claim 1 in which the nickel oxide barrier strip width is greater than the wall thickness of the cap.
3. A device of claim 1 in which the cap is non-hermetically sealed to the support and leads with epoxy.
4. A device of claim 1 in which the semiconductor support is a beryllium oxide support.
5. A device of claim 1 in which the base member is formed from copper.
6. A device of claim 1 in which the gold-plated leads are selected from the group consisting of goldplated nickel, gold-plated kovar, and gold-plated alloy 42.
7. A semiconductor device comprising in combination,
a copper flange;
a beryllium oxide pill having a thin gold coating mounted on said flange;
a transistor die mounted on the pill;
gold-plated leads mounted on said pill, said leads electrically connected to said transistor die, said leads having nickel oxide barrier strips near the ends of the leads proximate to the die; and
a ceramic cap covering the die, the edges of said cap non-hermetically sealed by epoxy to the oxide barrier strips, said strips protecting said semiconductor die from contamination by solder.
8. An electronic structure, comprising:
one or more electronic devices; and
leads, in a fixed spatial relationship to said devices, comprising a first metal covered by a layer of a second metal, said layer of second metal being predominantly, but not entirely, covered by a layer of gold;
at least some ones of said leads comprising a respective inner portion separated from a respective outer portion by a respective barrier portion on which said gold layer is absent, and an oxide of said second metal is present over said second metal;
multiple portions of said semiconductor devices each being electrically connected to a respective inner portion of a respective one of said leads.
9. The device of claim 8, wherein said multiple portions of said semiconductor devices are each wire-bonded to a respective inner portion of a respective one of said leads.
10. The device of claim 8, wherein said devices include both a capacitor and also a discrete transistor.
11. The device of claim 8, wherein said second metal is nickel.
12. The device of claim 8, wherein said first metal is Kovar.
13. An electronic structure, comprising:
one or more electronic devices;
a cap enclosing said electronic devices; and
leads, in a fixed spatial relationship to said devices, comprising a first metal covered by a layer of a second metal, said layer of second metal being predominantly, but not entirely, covered by a layer of gold;
at least some ones of said leads comprising a respective inner portion separated from a respective outer portion by a respective barrier portion on which said gold layer is absent, and an oxide of said second metal is present over said second metal;
said inner portions of said leads being inside said cap, said outer portions of said leads being outside said cap, and said cap being bonded to said barrier portions of said leads;
multiple portions of said semiconductor devices each being electrically connected to a respective inner portion of a respective one of said leads.
14. The device of claim 13, wherein said multiple portions of said semiconductor devices are each wire-bonded to a respective inner portion of a respective one of said leads.
15. The device of claim 13, wherein said devices include both a capacitor and also a discrete transistor.
16. The device of claim 13, wherein said second metal is nickel.
17. The device of claim 13, wherein said first metal is Kovar.
18. An electronic structure, comprising:
a dielectric substrate;
one or more electronic devices mechanically affixed to said substrate; and
a plurality of leads mechanically affixed to said substrate, and each comprising a first metal covered by a layer of a second metal, said layer of second metal being predominantly, but not entirely, covered by a layer of gold;
at least some ones of said leads comprising a respective inner portion separated from a respective outer portion by a respective barrier portion on which said gold layer is absent, and an oxide of said second metal is present over said second metal;
multiple portions of said semiconductor devices each being electrically connected to a respective inner portion of a respective one of said leads.
19. The device of claim 18, wherein said multiple portions of said semiconductor devices are each wire-bonded to a respective inner portion of a respective one of said leads.
20. The device of claim 18, wherein said devices include both a capacitor and also a discrete transistor.
21. The device of claim 18, wherein said second metal is nickel.
22. The device of claim 18, wherein said first metal is Kovar.
US08/227,424 1989-10-31 1994-04-14 RF transistor package with nickel oxide barrier Expired - Lifetime USRE37082E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/227,424 USRE37082E1 (en) 1989-10-31 1994-04-14 RF transistor package with nickel oxide barrier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/429,310 US5105260A (en) 1989-10-31 1989-10-31 Rf transistor package with nickel oxide barrier
US08/227,424 USRE37082E1 (en) 1989-10-31 1994-04-14 RF transistor package with nickel oxide barrier

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07/429,310 Reissue US5105260A (en) 1989-10-31 1989-10-31 Rf transistor package with nickel oxide barrier

Publications (1)

Publication Number Publication Date
USRE37082E1 true USRE37082E1 (en) 2001-03-06

Family

ID=23702697

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/429,310 Ceased US5105260A (en) 1989-10-31 1989-10-31 Rf transistor package with nickel oxide barrier
US08/227,424 Expired - Lifetime USRE37082E1 (en) 1989-10-31 1994-04-14 RF transistor package with nickel oxide barrier

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US07/429,310 Ceased US5105260A (en) 1989-10-31 1989-10-31 Rf transistor package with nickel oxide barrier

Country Status (5)

Country Link
US (2) US5105260A (en)
EP (1) EP0426284B1 (en)
JP (1) JPH03225854A (en)
KR (1) KR100218588B1 (en)
DE (1) DE69015969T2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6320757B1 (en) * 2000-07-12 2001-11-20 Advanced Semiconductor Engineering, Inc. Electronic package
US6621163B2 (en) * 2000-11-09 2003-09-16 Koninklijke Philips Electronics N.V. Electronic device having an electronic component with a multi-layer cover, and method
US6815808B2 (en) * 2000-10-10 2004-11-09 Sanyo Electric, Co., Ltd. Hollow airtight semiconductor device package
US20060027921A1 (en) * 2004-08-07 2006-02-09 Tz-Cheng Chiu Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US20100164677A1 (en) * 2008-12-29 2010-07-01 Chin-Chi Yang Fuse

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155067A (en) * 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5259218A (en) * 1991-09-19 1993-11-09 Ellis Corporation Force minimizing suspension system for rotary washer/extractors
US5365108A (en) * 1992-11-19 1994-11-15 Sundstrand Corporation Metal matrix composite semiconductor power switch assembly
JP2823461B2 (en) * 1992-12-11 1998-11-11 三菱電機株式会社 High frequency band IC package
US6172412B1 (en) 1993-10-08 2001-01-09 Stratedge Corporation High frequency microelectronics package
KR960003516A (en) * 1994-06-10 1996-01-26 서두칠 Nickel strip connection method using laser welding
US5957736A (en) * 1997-11-19 1999-09-28 Ddk Ltd. Electronic part
US6034429A (en) * 1997-04-18 2000-03-07 Amkor Technology, Inc. Integrated circuit package
US6117705A (en) * 1997-04-18 2000-09-12 Amkor Technology, Inc. Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate
US6340792B1 (en) * 1997-04-30 2002-01-22 Nec Corporation Mold cap for semiconductor device mold package
US6818477B2 (en) * 2001-11-26 2004-11-16 Powerwave Technologies, Inc. Method of mounting a component in an edge-plated hole formed in a printed circuit board
US7582951B2 (en) 2005-10-20 2009-09-01 Broadcom Corporation Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages
US20070200210A1 (en) * 2006-02-28 2007-08-30 Broadcom Corporation Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in integrated circuit (IC) packages
JP2007281245A (en) * 2006-04-07 2007-10-25 Mitsubishi Electric Corp Electronic apparatus
US7714453B2 (en) * 2006-05-12 2010-05-11 Broadcom Corporation Interconnect structure and formation for package stacking of molded plastic area array package
US8183680B2 (en) * 2006-05-16 2012-05-22 Broadcom Corporation No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement
US7808087B2 (en) 2006-06-01 2010-10-05 Broadcom Corporation Leadframe IC packages having top and bottom integrated heat spreaders
US8581381B2 (en) 2006-06-20 2013-11-12 Broadcom Corporation Integrated circuit (IC) package stacking and IC packages formed by same
US8183687B2 (en) * 2007-02-16 2012-05-22 Broadcom Corporation Interposer for die stacking in semiconductor packages and the method of making the same
US7872335B2 (en) * 2007-06-08 2011-01-18 Broadcom Corporation Lead frame-BGA package with enhanced thermal performance and I/O counts
US8734657B2 (en) * 2010-02-19 2014-05-27 R.S.M. Electron Power, Inc. Liquid barrier and method for making a liquid barrier
CN102723320B (en) * 2012-06-07 2015-01-07 华为机器有限公司 Electronic component and radio frequency power amplifier

Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3364400A (en) 1964-10-22 1968-01-16 Texas Instruments Inc Microwave transistor package
US3489956A (en) 1966-09-30 1970-01-13 Nippon Electric Co Semiconductor device container
US3500066A (en) 1968-01-10 1970-03-10 Bell Telephone Labor Inc Radio frequency power transistor with individual current limiting control for thermally isolated regions
US3626259A (en) 1970-07-15 1971-12-07 Trw Inc High-frequency semiconductor package
US3651434A (en) 1969-04-30 1972-03-21 Microwave Semiconductor Corp Microwave package for holding a microwave device, particularly for strip transmission line use, with reduced input-output coupling
US3753056A (en) 1971-03-22 1973-08-14 Texas Instruments Inc Microwave semiconductor device
US3801882A (en) 1973-01-11 1974-04-02 Us Navy Thermo-electric mounting method for rf silicon power transistors
US3908185A (en) 1974-03-06 1975-09-23 Rca Corp High frequency semiconductor device having improved metallized patterns
US3936864A (en) 1973-05-18 1976-02-03 Raytheon Company Microwave transistor package
US3996603A (en) 1974-10-18 1976-12-07 Motorola, Inc. RF power semiconductor package and method of manufacture
US3999142A (en) 1975-11-12 1976-12-21 The United States Of America As Represented By The Secretary Of The Army Variable tuning and feedback on high power microwave transistor carrier amplifier
US4161740A (en) 1977-11-07 1979-07-17 Microwave Semiconductor Corp. High frequency power transistor having reduced interconnection inductance and thermal resistance
US4168507A (en) 1977-11-21 1979-09-18 Motorola, Inc. Structure and technique for achieving reduced inductive effect of undesired components of common lead inductance in a semiconductive RF power package
JPS55111239A (en) 1979-02-22 1980-08-27 Nippon Light Metal Co Ltd Method and apparatus for producing panel
US4261764A (en) 1979-10-01 1981-04-14 The United States Of America As Represented By The United States Department Of Energy Laser method for forming low-resistance ohmic contacts on semiconducting oxides
JPS58169652A (en) 1982-03-31 1983-10-06 Toshiba Corp Data transfer controller
JPS58176921A (en) 1982-04-12 1983-10-17 Hitachi Ltd Semiconductor substrate and manufacture of the same
US4517584A (en) 1981-12-11 1985-05-14 Hitachi, Ltd. Ceramic packaged semiconductor device
JPS61231868A (en) 1985-04-05 1986-10-16 Fujitsu Ltd Winding method for linear pulse motor
US4639760A (en) 1986-01-21 1987-01-27 Motorola, Inc. High power RF transistor assembly
US4649416A (en) 1984-01-03 1987-03-10 Raytheon Company Microwave transistor package
EP0235504A1 (en) 1986-02-05 1987-09-09 Hewlett-Packard Company Method of assembling a high frequency hermetically sealed package for solid state components
US4788627A (en) 1986-06-06 1988-11-29 Tektronix, Inc. Heat sink device using composite metal alloy
US4876588A (en) 1987-09-16 1989-10-24 Nec Corporation Semiconductor device having ceramic package incorporated with a heat-radiator

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5871784A (en) * 1981-10-26 1983-04-28 Hitachi Ltd Generating circuit of synchronizing signal for solid-state color video camera

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3364400A (en) 1964-10-22 1968-01-16 Texas Instruments Inc Microwave transistor package
US3489956A (en) 1966-09-30 1970-01-13 Nippon Electric Co Semiconductor device container
US3500066A (en) 1968-01-10 1970-03-10 Bell Telephone Labor Inc Radio frequency power transistor with individual current limiting control for thermally isolated regions
US3651434A (en) 1969-04-30 1972-03-21 Microwave Semiconductor Corp Microwave package for holding a microwave device, particularly for strip transmission line use, with reduced input-output coupling
US3626259A (en) 1970-07-15 1971-12-07 Trw Inc High-frequency semiconductor package
US3753056A (en) 1971-03-22 1973-08-14 Texas Instruments Inc Microwave semiconductor device
US3801882A (en) 1973-01-11 1974-04-02 Us Navy Thermo-electric mounting method for rf silicon power transistors
US3936864A (en) 1973-05-18 1976-02-03 Raytheon Company Microwave transistor package
US3908185A (en) 1974-03-06 1975-09-23 Rca Corp High frequency semiconductor device having improved metallized patterns
US3996603A (en) 1974-10-18 1976-12-07 Motorola, Inc. RF power semiconductor package and method of manufacture
US3999142A (en) 1975-11-12 1976-12-21 The United States Of America As Represented By The Secretary Of The Army Variable tuning and feedback on high power microwave transistor carrier amplifier
US4161740A (en) 1977-11-07 1979-07-17 Microwave Semiconductor Corp. High frequency power transistor having reduced interconnection inductance and thermal resistance
US4168507A (en) 1977-11-21 1979-09-18 Motorola, Inc. Structure and technique for achieving reduced inductive effect of undesired components of common lead inductance in a semiconductive RF power package
JPS55111239A (en) 1979-02-22 1980-08-27 Nippon Light Metal Co Ltd Method and apparatus for producing panel
US4261764A (en) 1979-10-01 1981-04-14 The United States Of America As Represented By The United States Department Of Energy Laser method for forming low-resistance ohmic contacts on semiconducting oxides
US4517584A (en) 1981-12-11 1985-05-14 Hitachi, Ltd. Ceramic packaged semiconductor device
JPS58169652A (en) 1982-03-31 1983-10-06 Toshiba Corp Data transfer controller
JPS58176921A (en) 1982-04-12 1983-10-17 Hitachi Ltd Semiconductor substrate and manufacture of the same
US4649416A (en) 1984-01-03 1987-03-10 Raytheon Company Microwave transistor package
JPS61231868A (en) 1985-04-05 1986-10-16 Fujitsu Ltd Winding method for linear pulse motor
US4639760A (en) 1986-01-21 1987-01-27 Motorola, Inc. High power RF transistor assembly
EP0235504A1 (en) 1986-02-05 1987-09-09 Hewlett-Packard Company Method of assembling a high frequency hermetically sealed package for solid state components
US4788627A (en) 1986-06-06 1988-11-29 Tektronix, Inc. Heat sink device using composite metal alloy
US4876588A (en) 1987-09-16 1989-10-24 Nec Corporation Semiconductor device having ceramic package incorporated with a heat-radiator

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6320757B1 (en) * 2000-07-12 2001-11-20 Advanced Semiconductor Engineering, Inc. Electronic package
US6815808B2 (en) * 2000-10-10 2004-11-09 Sanyo Electric, Co., Ltd. Hollow airtight semiconductor device package
US6621163B2 (en) * 2000-11-09 2003-09-16 Koninklijke Philips Electronics N.V. Electronic device having an electronic component with a multi-layer cover, and method
US20060027921A1 (en) * 2004-08-07 2006-02-09 Tz-Cheng Chiu Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US7126217B2 (en) * 2004-08-07 2006-10-24 Texas Instruments Incorporated Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US7572677B2 (en) 2004-08-07 2009-08-11 Texas Instruments Incorporated Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support
US20100164677A1 (en) * 2008-12-29 2010-07-01 Chin-Chi Yang Fuse

Also Published As

Publication number Publication date
EP0426284B1 (en) 1995-01-11
US5105260A (en) 1992-04-14
JPH03225854A (en) 1991-10-04
EP0426284A1 (en) 1991-05-08
KR910008814A (en) 1991-05-31
DE69015969T2 (en) 1995-06-22
KR100218588B1 (en) 1999-09-01
DE69015969D1 (en) 1995-02-23

Similar Documents

Publication Publication Date Title
USRE37082E1 (en) RF transistor package with nickel oxide barrier
US7268426B2 (en) High-frequency chip packages
US6809931B2 (en) Heat sink apparatus that provides electrical isolation for integrally shielded circuit
US5075759A (en) Surface mounting semiconductor device and method
US4608592A (en) Semiconductor device provided with a package for a semiconductor element having a plurality of electrodes to be applied with substantially same voltage
US6020637A (en) Ball grid array semiconductor package
US5578874A (en) Hermetically self-sealing flip chip
US5025114A (en) Multi-layer lead frames for integrated circuit packages
US6326678B1 (en) Molded plastic package with heat sink and enhanced electrical performance
US5089878A (en) Low impedance packaging
US5384488A (en) Configuration and method for positioning semiconductor device bond pads using additional process layers
EP0110997A1 (en) Semiconductor device package
JP3051011B2 (en) Power module
JP3500335B2 (en) High frequency circuit device
US3838443A (en) Microwave power transistor chip carrier
US5571740A (en) Method of making a capped modular microwave integrated circuit
GB2199988A (en) Multi-layer molded plastic ic package
US5932927A (en) High-frequency device package
US5126827A (en) Semiconductor chip header having particular surface metallization
JPS61114562A (en) Chip carrier for microwave
US5751555A (en) Electronic component having reduced capacitance
EP0517967B1 (en) High current hermetic package
JPH0210756A (en) Device for interconnection and protection of microwave chip
JPH03132101A (en) Surface mounting type semiconductor device andits method
JP3396541B2 (en) Circuit board mounted with hybrid integrated circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: STMICROELECTRONICS, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:SGS-THOMSON MICROELECTRONICS, INC.;REEL/FRAME:010126/0696

Effective date: 19980519

AS Assignment

Owner name: STMICROELECTRONICS, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:SGS-THOMSON MICROELECTRONICS, INC.;REEL/FRAME:011192/0046

Effective date: 19980519

FPAY Fee payment

Year of fee payment: 12