USRE37611E1 - Non-volatile memory system having internal data verification test mode - Google Patents
Non-volatile memory system having internal data verification test mode Download PDFInfo
- Publication number
- USRE37611E1 USRE37611E1 US09/237,501 US23750199A USRE37611E US RE37611 E1 USRE37611 E1 US RE37611E1 US 23750199 A US23750199 A US 23750199A US RE37611 E USRE37611 E US RE37611E
- Authority
- US
- United States
- Prior art keywords
- memory
- erase
- internal
- sub
- operations
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 title claims abstract description 514
- 238000012360 testing method Methods 0.000 title claims abstract description 119
- 238000013524 data verification Methods 0.000 title claims abstract description 52
- 238000012795 verification Methods 0.000 claims abstract description 70
- 238000000034 method Methods 0.000 claims description 76
- 230000004044 response Effects 0.000 claims description 14
- 238000013500 data storage Methods 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 12
- 238000001514 detection method Methods 0.000 claims description 6
- 230000000977 initiatory effect Effects 0.000 claims 5
- 239000003607 modifier Substances 0.000 claims 3
- 230000008569 process Effects 0.000 description 18
- 238000009826 distribution Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 10
- 230000008859 change Effects 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C29/50004—Marginal testing, e.g. race, voltage or current testing of threshold voltage
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/81—Threshold
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
Definitions
- the present invention relates to non-volatile memory systems, and more specifically, to a memory system having a test mode of operation in which the data contained in the memory cells can be verified using the internal data verification process which is part of a programming or erase operation. This provides a test engineer with more reliable status information regarding the data contained in the memory cells then that obtained by performing a read operation or using external verification methods.
- ISM internal state machine
- FIG. 1 is a functional block diagram of a conventional non-volatile memory system 1 .
- the core of memory system 1 is an array 12 of memory cells.
- the individual cells in array 12 (not shown) are arranged in rows and columns, with there being, for example, a total of 256K eight bit words stored in array 12 .
- the individual memory cells are accessed by using an eighteen bit address A 0 -A 17 , which is input by means of address pins 13 .
- Nine of the eighteen address bits are used by X decoder 14 to select the row of array 12 in which a desired memory cell is located and the remaining nine bits are used by Y decoder 16 to select the column of array 12 in which the desired cell is located.
- Sense amplifiers 50 are used to read the data contained in a memory cell during a read operation or during a data verification step in which the state of a cell is determined after a programming, pre-programming, or erase operation.
- the sense amplifier circuitry can be combined with the data compare and verify circuits used to compare the state of a cell to a desired state or to the input data used in programming the cell.
- Programming or erasing of the memory cells in array 12 is carried out by applying the appropriate voltages to the source, drain, and control gate of a cell for an appropriate time period. This causes electrons to tunnel or be injected from a channel region to a floating gate. The amount of charge residing on the floating gate determines the voltage required on the control gate in order to cause the device to conduct current between the source and drain regions. This is termed the threshold voltage, V th , of the cell. Conduction represents an “on” or erased state of the device and corresponds to a logic value of one. An “off” or programmed state is one in which current is not conducted between the source and drain regions and corresponds to a logic value of zero.
- the cell By setting the threshold voltage of the cell to an appropriate value, the cell can be made to either conduct or not conduct current for a given set of applied voltages. Thus, by determining whether a cell conducts current at a given set of applied voltages, the sate of the cell (programmed or erased) can be found.
- Memory system 1 contains internal state machine (ISM) 20 which controls the data processing operations and sub-operations performed on memory array 12 . These include the steps necessary for carrying out programming, reading and erasing operations on the memory cells of array 12 . In addition, internal state machine 20 controls such operations as reading or clearing status register 26 , identifying memory system 1 in response to an identification command, and suspending an erase operation. State machine 20 functions to reduce the overhead required of an external processor (not depicted) typically used in association with memory system 1 .
- ISM internal state machine
- the external processor causes the output enable pin ⁇ overscore (OE) ⁇ to be inactive (high), and the chip enable ⁇ overscore (CE) ⁇ and write enable ⁇ overscore (WE) ⁇ pins to be active (low).
- the processor then issues an 8 bit command 20 H (0010 0000) on data I/O pins 15 (DQ 0 -DQ 7 ), typically called an Erase Setup command.
- DQ 0 -DQ 7 data I/O pins 15
- the commands issued on I/O pins 15 are transferred to data input buffer 22 and then to command execution logic unit 24 .
- Command execution logic unit 24 receives and interprets the commands used to instruct state machine 20 to initiate and control the steps required for erasing array 12 or carrying out another desired operation. If a programming operation is being executed, the data to be programmed into the memory cells is input using I/O pins 15 , transferred to input buffer 22 , and then placed in input data latch 30 . The data in latch 30 is then made available to sense amplifier circuitry 50 for the programming and data verification operations.
- state machine 20 updates 8 bit status register 26 . The contents of status register 26 is transferred to data output buffer 28 , which makes the contents available on data I/O pins 15 of memory system 1 .
- Status register 26 permits the external processor to monitor certain aspects of the status of state machine 20 during memory array write and erase operations.
- the external processor periodically polls data I/O pins 15 to read the contents of status register 26 in order to determine whether an erase sequence (or other operation) has been completed and whether the operation was successful.
- Memory system 1 verifies the status of the memory cells after performing programing or erasing operations on the cells. Verification occurs by accessing each memory element and evaluating the margins (the voltage differential between the threshold voltage of the memory cells and ground level) that the element has after the operation. The system then decides whether the element needs to be reprogrammed or erased further to achieve a desired operational margin.
- margins the voltage differential between the threshold voltage of the memory cells and ground level
- the memory array needs to be programmed first in a pre-programming cycle before it can be erased. This is to avoid over-erasing the bits in some memory elements to a negative threshold voltage, thereby rendering the memory inoperative.
- the memory system needs to check to see if the bits are programmed to a sufficient threshold voltage level. This is accomplished by a pre-programming verification cycle that uses a different evaluation procedure than a regular read operation would use. After successful completion of the pre-programming cycle, a high voltage erase operation is executed. After the erase operation is completed, some memory systems go through an operation to tighten the distribution (reduce the variance) of memory element threshold voltages. This makes the manufacturing process easier and more reproducible. After this procedure, the memory system may perform a re-verify operation to determine if the data in the memory array has remained undisturbed.
- FIG. 2 is a state diagram showing the process flow (sub-operations) of a memory system of the type shown in FIG. 1 during the pre-programming, high voltage erase, and distribution adjustment cycles of a complete erase operation.
- the complete erase operation starts with a pre-program cycle 200 .
- This sub-operation programs all the elements in the memory array to a logic zero value to make sure that the erase process starts from a known cell threshold voltage level. This part of the complete erase operation is used to reduce the possibility of over erasure of some of the memory elements during the later steps of the operation.
- the pre-program cycle begins with an operation which increments the address of the memory cell which is to be pre-programmed 202 . This is done because the pre-programming operation is executed on a cell by cell basis. This step is followed by a high voltage level set-up stage 204 which prepares the system for application of the high voltage levels (typically about 12 volts is applied to the gate of each memory cell and 5 volts to the drain) used for programming or erasing a cell. The high voltage level used for writing to (programming) the cell is then applied in stage 206 .
- the high voltage level set-up stage 204 which prepares the system for application of the high voltage levels (typically about 12 volts is applied to the gate of each memory cell and 5 volts to the drain) used for programming or erasing a cell.
- the high voltage level used for writing to (programming) the cell is then applied in stage 206 .
- the appropriate voltage levels for executing the data verification sequence (reading the data programmed in the cell and comparing it to a desired value) are applied to the appropriate circuitry at stage 208 .
- a program verification stage 210 which verifies that the programmed cell has a sufficient threshold voltage margin. This is typically accomplished by comparing the threshold voltage of the cell to a reference cell having a desired threshold voltage (corresponding to a logic value of 0). If the verification operation was not successful, steps 204 , 206 , 208 , and 210 are repeated.
- a program clean up stage 212 Once the verification stage for a particular memory cell is successfully completed, it is followed by a program clean up stage 212 .
- Program clean up stage 212 conditions all internal nodes of the memory array to default values in order to prepare the memory system for the next operation. This concludes the pre-programming cycle for a given memory cell.
- the address of the cell to be operated on is then incremented at stage 202 and the process repeats itself until the last cell in a memory block to be erased is pre-programmed. At this time, the incremented address will point to the first address location in the block, which is the first address for the next operation. When this occurs, all of the memory cells have been successfully pre-programmed and control is passed to the high voltage erase cycle 220 .
- the memory system performs a block erase operation on all of the cells contained in a block of memory.
- the first stage in the cycle is a high voltage level set-up stage 222 which prepares the memory block for application of the high voltage pulse(es) used for erasing the cells.
- a high voltage stage 224 in which a short duration, high voltage pulse is applied to erase all of the memory cells in the block of cells.
- a set-up verify stage 226 which applies the appropriate voltage levels for the data verification stage to the corresponding circuits.
- the next stage is an erase verify stage 228 which verifies that the erase operation was successfully carried out on each cell in the block. This is accomplished by accessing the cells, address by address, and comparing the threshold voltage of the cell to a reference cell having a desired threshold voltage level (corresponding to a logic value of 1).
- control is passed back to the high voltage level set-up stage 222 and the high voltage cycle is carried out again to erase the entire block of cells. If the erase operation was successful for the cell under consideration, the address of the memory cell is incremented 230 and the next cell is tested for verification of the erase operation. Thus, if the maximum address of the cells in the block of memory has not been reached, erase verify stage 228 is carried out on the next memory cell in the block. If the maximum address for cells in the block has been reached (meaning that all the cells in the memory block have been successfully erased), control is passed to the distribution adjustment cycle 240 .
- the distribution adjustment sub-operation is used to tighten the distribution (reduce the variance) of the threshold voltages of the erased memory elements. This is done by applying high voltages (i.e. 12 volts) to the gates of all the memory cells in the memory block, with the memory cell drains floating and the sources at ground potential.
- the distribution adjustment cycle begins with a high voltage set-up stage 242 , which is followed by a high voltage stage 244 in which the voltages used to perform the adjustment sub-operation are applied. This is followed by set-up verification 246 stage which applies the appropriate voltage levels to the corresponding circuits, and erase verification 248 stage which acts to insure that all of the erased cells are still in an erased state. If the erase verification procedure fails, a final erase 249 stage may be executed. In the final erase stage, a short erase pulse is applied to the cells in the block. After completion of the previous steps, the memory elements are checked to determine if they still contain the appropriate data. At this point the erase operation is completed.
- a programming operation is carried out by following a set of steps similar to those followed in pre-program cycle 200 of FIG. 2 .
- stages 204 through 212 of FIG. 2 describe the primary functions carried out in a regular programming operation.
- the increment address state 202 used in the pre-program cycle to facilitate pre-programming of every cell in the memory array is not accessed.
- program verify state 210 is designed to read the programmed data and compare it to data obtained from input data latch 30 , rather than to a logic value of zero, as in the pre-programming operation.
- the state of a memory cell is verified to determine if the operation was successfully executed. This is accomplished by an internal data verification stage which is performed under the control of the internal state machine. If a memory cell does not pass the verification stage, the pre-programming, programming, or high voltage erase stage is repeated until the cell successfully passes the verification procedure, or until the high voltage pulse counter reaches its maximum value. At this point the operation is terminated and a status bit (contained in status register 26 ) is set indicating a problem with the block of memory cells.
- test engineer is interested in knowing the status of a memory cell which has previously been programmed or erased.
- memory systems of the type shown in FIG. 1 are often manufactured well in advance of their sale and/or usage in other devices.
- a data verification operation can also be used to determine the rate at which electrons are leaking from the floating gate by performing a data verification operation with a variable reference voltage.
- a test engineer may also be interested in knowing the status of a memory cell or block of cells after execution of a pre-programming, programming, or erase cycle but without having the memory system repeat the cycle until it is successful. This allows an examination of the effect of the high voltage pulses used in the programming and erase operations on the threshold voltages of the memory cells.
- the sense amplifier employed in normal reading as well as data verification operations is typically a differential amplifier having two input signals: a signal from the selected cell indicative of the cell's threshold voltage, V th , and a reference signal corresponding to a reference threshold voltage, V ref .
- reference voltage V ref is typically 4 volts
- the measured threshold voltage V th is typically 3 volts or 5.5 volts, depending on whether the cell stores a “1” or a “0” bit.
- the sense amplifier operates with a substantial noise margin during a normal read operation because there is a significant voltage range between V ref and the programmed or erased threshold voltage of a cell.
- the use of such a noise margin allows an accurate determination of whether the memory cell is programmed or erased.
- it provides little information regarding small, but potentially important changes in the threshold voltage of the cell caused by electrons leaking from the floating gate of the cell.
- an input/output pad 302 is connected to circuit elements which form a data read path 304 and a data write path 306 to a memory array (not shown).
- Pad 302 is part of the metallization of the integrated circuit containing the memory array and is connected by means of a wire bond to a data pin of the integrated circuit package.
- Read path 304 and write path 306 are electrically connected to data line 308 , which connects those paths to the memory array by means of decoding multiplexer 310 .
- Decoding multiplexer 310 functions to connect read path 304 and write path 306 to a selected one of the plurality of bit lines of the array, where one of the bit lines is represented by line 312 .
- the selected bit line which is determined by an address provided to the memory, is connected to the drain of the memory cell being read or programmed.
- Write path 306 includes a data latch 314 for storing data input by means of pad 302 .
- Latch 314 is activated or enabled by latch enable signal 315 .
- the latched data is sent to data input buffer or driver 316 , which produces the voltage on line 318 which is applied to the bit line of the cell to be programmed.
- Input buffer 316 is typically implemented in the form of a tri-statable driver having an output which can be placed in a high impedance mode and effectively disabled during a read operation. The disabling of input buffer 316 is achieved by means of tri-state control line 317 .
- decoding multiplexer 310 is used to access a desired memory cell in the array for purpose of reading data from or writing data to that cell.
- multiplexer 310 is used to access the bit line connected to the selected memory cell in the array.
- the cell will conduct a current which is converted to a voltage on line 308 .
- Sense amplifier 320 determines the state of the cell, i.e., whether it is programmed or erased (corresponding to a binary value of 0 or 1, respectively). This determination is based on comparing the voltage on lines 308 and 312 to a reference voltage.
- the outcome of this comparison between the two input voltages is an output which is either high or low, corresponding to a digital value of one or zero.
- the output of sense amplifier 320 is sent to output buffer 322 which drives the data to output pad 302 where it is accessed by a user.
- the large differential between the inputs to the sense amplifier results in a stable, unambiguous output. This is because noise in the circuit is generally insufficient in magnitude to produce a false positive in the output of the sense amplifier. As a result, the output is stable and the output buffer only generates an output in response to a single change in the sense amplifier signal.
- the inputs to the sense amplifier have a much smaller differential.
- the reference voltage (V ref ) for a programming operation verification is typically set at 5.5 volts, and an adequately programmed cell has a measured threshold voltage (V th ) greater than 5.5 volts. Since the two inputs of the sense amplifier are much closer to each other in this case than for a regular read operation, the sense amplifier's output is more susceptible to error due to noise and the sense amplifier responds much more slowly.
- the reference voltage (V ref ) is typically set at 3 volts and an adequately erased cell has a measured threshold voltage (V th ) less than 3 volts.
- V ref the reference voltage
- V th the measured threshold voltage
- the two inputs of the sense amplifier are also much closer than in a regular read operation and the sense amplifier's output is again more susceptible to noise. With noise of sufficient magnitude to produce a false positive, noise fluctuations will cause the sense amplifier output to be unstable.
- the output buffer will generate an output in response to the fluctuating sense amplifier output. This produces noise on a power supply pin (corresponding to V cc , the power supply voltage, or ground) which is fed back to the sense amplifier.
- What is desired is an apparatus which can more accurately verify the status of a programmed or erased memory cell than can be obtained by using a standard read operation. It is also desired that the apparatus not be susceptible to errors caused by noise introduced by the circuit elements used to perform the verification operation.
- the present invention is directed to a memory system which includes means for verifying the contents of a memory cell contained in a memory array to determine if a shift in the threshold voltage level has occurred.
- the memory system is placed into a test mode of operation in which an internal program or erase verify operation is executed under the control of the system's internal state machine. Once in the test mode, the memory system steps through each memory cell, address by address, and reads the contents of the cell using the appropriate reference voltage for a programming or erase operation.
- a status register bit is set indicating successful completion of the verification operation for a block of memory cells.
- a register bit is also set if a cell fails the verification operation.
- the verification operation described provides a more accurate determination of the state of a memory cell than can be achieved by performing an external read operation using read operation or data verification reference voltage levels.
- FIG. 1 is a functional block diagram of a conventional non-volatile memory system.
- FIG. 2 is a state diagram showing the process flow (sub-operations) of a memory system of the type shown in FIG. 1 during the pre-programming, high voltage erase, and distribution adjustment stages of a complete erase operation.
- FIG. 3 is a block diagram of a prior art data input/output circuit for programming memory cells of a non-volatile memory array, and for reading data indicative of the state of those cells.
- FIG. 4 is a state diagram showing the process flow of the internal program or erase verify operation of the present invention.
- FIG. 5 is a schematic of a circuit for a detector/decoder which can be incorporated into a memory system and used for entering a test mode of operation in which code signal(s) used to initiate the internal data verification mode can be input.
- FIG. 6 is a functional block diagram of a memory system which includes a flow control register for altering the process flow of the operations and sub-operations carried out by the system's internal state machine.
- FIGS. 7A and 7B show the contents of two embodiments of a flow control register of the type shown in FIG. 6 .
- FIG. 8 shows a set of logic gates which can be used in conjunction with a flow control register control signal to automatically provide signals to cause a state machine to implement an internal program verify mode by skipping the desired cycles or stages of a complete erase operation.
- FIG. 9 shows a set of logic gates which can be used in conjunction with a flow control register control signal to automatically provide signals to cause a state machine to implement an internal erase verify mode by skipping the desired cycles or stages of a complete erase operation.
- the inventor of the present invention has recognized that the accuracy, noise, and correlation problems inherent in performing an external data verification operation using a read operation can be overcome by performing an internal data verification operation under the control of a memory system's internal state machine. This can be achieved by placing the memory system into an internal verify test mode and then executing a data verification operation in which the memory cells are read and their state determined using a programming or erase operation reference voltage level. This provides a more accurate determination of the threshold voltage of the memory cells then can be obtained using a normal read operation reference voltage level. In addition, this verification method is not subject to the noise problems which occur when executing an external read operation.
- the internal state machine uses the same timing sequence for the internal verify test mode as for the normal data verification process, the problem of correlating the results obtained from the two processes does not arise.
- the result is a data verification method which is more consistent with the internal verification operation which is executed during the cycles of a complete erase operation.
- FIG. 4 is a state diagram showing the process flow of the internal program or erase verify operation of the present invention.
- the internal data verification operations performed by a memory system of the type shown in FIG. 1 involve determining whether a memory cell conducts current for a given reference voltage. In effect, this is determining whether the threshold voltage of the cell falls above or below the reference voltage.
- the internal state machine causes the memory system to enter the internal program/erase verify mode at stage 400 .
- the address counter (element 52 of FIG. 1) which determines the address of the memory cell operated on is reset at stage 402 .
- a read (data compare) operation is then performed on the memory cell at stage 404 .
- the read operation is performed using the sense amplifier circuitry of FIG. 1, but with the reference voltage set to either the program or erase state reference level, depending on the specified test mode.
- the data to which the read data is compared is obtained from input data latch 30 .
- the data contained in latch 30 can be all zeros (as in a pre-programming verify operation), all ones (as in an erase verify operation), or a set of user provided data. If the memory cell passes the read operation (the threshold voltage margin of the cell is appropriate when compared to the program or erase state reference voltage), then control is passed to stage 406 where the memory cell address is incremented. If the maximum cell address for memory cells in a block of cells has not been reached, control is passed back to stage 404 and the read operation is performed on the cell corresponding to the new address.
- stage 408 a status register bit signifying an error in the data verification operation is set and the verification operation on the block of cells is terminated.
- control is passed to stage 408 where a status register bit signifying successful completion of the data verification operation is set.
- the setting of a bit in the status register indicating the success or failure of the internal verification operation permits a test engineer to monitor the outcome of the operation without having to check whether each memory cell individually passes or fails the verification procedure.
- the internal data verification mode of FIG. 4 is accessed by placing the memory system into a test mode of operation and then entering the appropriate code(s) to cause the internal state machine to execute either the program or erase verify mode. This differentiates the internal verification test mode of the present invention from the normal data verification procedures which occur during the complete erase cycle of FIG. 2 .
- One method for placing the memory system into a test or special mode of operation is described in U.S. Pat. No. 5,526,364, entitled, Apparatus for Entering and Executing Test Mode Operations for Memory, issued Jun. 11, 1996, the contents of which is hereby incorporated in full by reference.
- FIG. 5 is a schematic of a circuit for a detector/decoder (see element 102 of FIG. 6) which can be incorporated into a memory system and used for entering a test mode of operation in which code signal(s) used to initiate the internal data verification mode can be input.
- the test mode In order to place the memory system into a mode of operation in which the internal data verification operation is executed, the test mode must be entered and the test mode command signals corresponding to the appropriate internal verify mode must be applied to the data I/O terminals of the memory.
- test mode entry circuitry of FIG. 5 is designed to reduce the likelihood of accidental entry into the mode by requiring simultaneous application of high voltages to multiple memory system terminals.
- the circuit of FIG. 5 is activated by application of a high voltage to two or more terminals 700 and 702 of the memory system from an external source. These terminals are non-dedicated terminals used during normal memory operations. Terminals 700 and 702 may include, for example, address terminal (pad) A 10 and the write enable terminal ⁇ overscore (WE) ⁇ .
- the magnitude of the high voltage applied to terminals 700 and 702 is chosen to be outside of the range of voltages which would typically be applied to those terminals during use of the terminals in normal (non-test mode) operation of the memory system. This is done to prevent an end user from unintentionally entering the test or special mode.
- the high voltage applied to terminals 700 and 702 is detected by detectors 706 and 708 .
- detector circuit suited for use in constructing detectors 706 and 708 is described in U.S. Patent Application Ser. No. 08/493,162, entitled “Integrated Circuit Having High Voltage Detection Circuit”, filed Jun. 21, 1995, the contents of which is hereby incorporated in full by reference.
- a signal on another terminal 710 is made active (low).
- Code signal data corresponding to one of several possible test or special modes is placed on the data I/O terminals 712 of the memory system and forwarded to an I/O buffer 714 .
- code data corresponding to an internal data verify operation would be input.
- data I/O terminals 712 and I/O buffer 714 of FIG. 5 correspond, respectively, to data I/O pins 15 and input buffer 22 of FIG. 1 .
- An AND gate 716 provides a test mode load enable signal when the outputs of both high voltage detectors 706 and 708 indicate that an appropriate high voltage is being applied to terminals 700 and 702 .
- the load enable signal is coupled to one input of an AND gate 718 together with an inverted signal ⁇ overscore (CE) ⁇ .
- Separate I/O terminals and pass transistors 720 are used for each bit of input test or special mode data so that the data will be loaded into latch 722 in parallel. Typically there are a total of eight bits of test code data so that latch 722 will contain eight bits.
- Signal ⁇ overscore (CE) ⁇ is then brought back to a high state, thereby latching the code data in latch 722 .
- one of the high input voltages such as the input to address A 10 terminal 702 is removed so that the output of detector 708 will go low thereby providing a high input to an AND gate 730 by way of inverter 728 . Since the remaining input of gate 730 , the output of the second high voltage detector 706 , will still be high, gate 730 will produce a test or special mode enable signal. Among other things, this will enable a Test Mode and Format Check and Decode Logic unit 724 which will verify that the data in latch 722 corresponds to a proper test or special mode. In addition, unit 724 will decode the mode code to determine which one of approximately fifteen different special or test modes has been entered. These modes each have an associated mode signal which is produced by the Test Mode and Format Check and Decode Logic unit 724 and which is used by the memory system in combination with other signals for carrying out the various test or special mode functions.
- detector activation logic 732 keeps detector circuits 704 and 706 enabled as long as the voltage applied to terminal 700 remains high.
- address A 10 on line 702 has been shifted to a low state, the low output of AND gate 718 will prevent any change in the contents of mode code latch 722 .
- the test mode codes loaded into latch 722 are preferably of a specific format which further reduces the possibility of accidental entry into a test mode.
- the mode code is typically divided into two groups of bits, with the first group of bits, the format bits, signifying a test or special mode of operation and the remaining bits signifying a particular one of the modes.
- a description of a code format suited for use with the present invention can be found in the previous mentioned U.S. Pat. No. 08/386,704, entitled, “Apparatus for Entering and Executing Test Mode Operations for Memory”.
- a user After placing the memory system into a test or special mode by using the appropriate type and sequence of high voltage signals, a user would enter test code(s) or signals corresponding to an internal program or erase verify test mode. This will cause the memory system's internal state machine to execute the internal data verification operation shown in FIG. 4 with the appropriate reference voltage. This will result in stepping through the memory cells, address by address, and verifying that the cells are programmed or erased with the proper threshold voltage margins.
- a status register bit which indicates the success or failure of the data verification operation will be set.
- one method of performing the internal data verify operation of the present invention is to execute the process flow of FIG. 4 as an independent operation. However, it is also possible to execute the relevant stages of the complete erase operation shown in FIG. 2, while skipping the irrelevant stages. This can be accomplished by instructing the memory system to disable or skip the appropriate stages of the pre-programming or high voltage erase cycle of the complete erase operation.
- One method for performing this function is described in U.S. Patent Application Ser. No. 08/508,921, entitled “Memory System Having Programmable Flow Control Register”, filed Jul. 28, 1995, the contents of which is hereby incorporated in full by reference.
- FIG. 6 is a functional block diagram of a memory system 100 which includes a flow control register 110 for altering the process flow of the operations and sub-operations carried out by the system's internal state machine 20 . It is noted that FIG. 6 is meant to be suggestive of the connections between flow control register 110 , its associated circuitry 112 and the rest of the memory system, and that not all interconnections are shown. It is also noted that similar reference numbers in FIGS. 1 and 6 refer to the same signals and components in the two figures.
- the core of memory system 100 is an array 12 of memory cells.
- the individual memory cells (not shown) are accessed by using an eighteen bit address A 0 -A 17 , which is input by means of address pins 13 .
- Memory system 100 contains internal state machine (ISM) 20 which controls the data processing operations and sub-operations performed on memory system 100 , such as the steps necessary for carrying out programming, reading and erasing operations on the memory cells of array 12 .
- ISM internal state machine
- Internal state machine 20 is typically implemented in the form of a set of logic gates whose inputs determine which operations and sub-operations of the memory system are carried out, and in what order those operations occur.
- Memory system commands are issued on I/O pins 15 , and are transferred to data input buffer 22 and then to command execution logic unit 24 .
- Command execution logic unit 24 receives and interprets the commands used to initiate and control the steps required for erasing array 12 or carrying out another desired operation. If a programming operation is being executed, the data to be programmed into the memory cells is input using I/O pins 15 , transferred to input buffer 22 , and then placed in input data latch 30 . The data in latch 30 is then made available to sense amplifier circuitry 50 for the programming and data verification operations. Once an operation is completed, state machine 20 updates 8 bit status register 26 . The contents of status register 26 is transferred to data output buffer 28 , which makes the contents available on data I/O pins 15 of memory system 100 .
- Memory system 100 includes a test mode detector and decoder 102 used for entry into a test or special mode of operation in which the contents of flow control register 110 may be read or altered, and code signals used for executing an internal data verification operation may be input. Details of the implementation of the detector/decoder 102 were previously described with reference to FIG. 5 .
- Flow control register 110 contains data used to alter the process flow of the memory system. This is accomplished by instructing internal state machine 20 to include or bypass certain operations or sub-operations, examples of which are shown in FIG. 2 . Individual bits within register 110 are used to determine the operations and sub-operations carried out under control of internal state machine 20 . For example, by setting a bit or bits of register 110 , the flow may be modified to bypass the erase high voltage (step 222 of FIG. 2) or distribution tightening cycles (step 240 of FIG. 2) of the complete erase operation. If it is desired to read the contents of control register 110 , that data may be routed through test signal switch 104 to output buffer 28 by means of data bus 106 , and made available to a system designer.
- FIGS. 7A and 7B show the contents of two embodiments of flow control register 110 . It is noted that the difference between the two embodiments is that in FIG. 7A, bit one is reserved, while in FIG. 7B, bit one is used to skip the high voltage stages of a desired cycle of the complete erase operation.
- flow control register 110 is implemented as an 8 bit storage medium.
- Flow control register 110 may be implemented in the form of a volatile or a non-volatile storage medium, or a combination of the two. If implemented as a volatile medium, register 110 must be re-programmed each time the system is powered up. This can be accomplished by means of flow control register circuitry 112 .
- Flow control register 110 may also be implemented in the form of a storage medium having a volatile and a non-volatile portion.
- register 110 would contain non-volatile memory elements which were programmed by circuitry 112 to values corresponding to the desired bit values of the flow control register.
- circuitry 112 When power is applied to the memory system, the contents of the non-volatile portion of the flow control register would be copied to the volatile portion of the flow control register. This section would then control the operation of the state machine.
- Further details of a method of implementing flow control register 110 can be found in the previously mentioned U.S. Pat. Application Serial No. 08/508,921, entitled “Memory System Having Programmable Flow Control Register”, and in U.S. Patent Application Ser. No. 08/508,864, entitled, “Non-volatile Data Storage Unit and Method of Controlling Same”, filed Jul. 28, 1995, the contents of which is hereby incorporated in full by reference.
- each bit of flow control register 110 corresponds to an instruction to internal state machine 20 to include or bypass the indicated operation or sub-operation, i.e., skip program verify, erase verify, high voltage stage, etc.
- the indicated cycle or stage in the process flow of the memory system is either implemented or bypassed.
- Combination of bits may also be used to instruct the internal state machine to include or bypass certain operations or sub-operations. It is noted that a memory system designer can place as many bits as necessary in register 110 to create as much flexibility in modifying the operation of the memory system as is desired. It is well known to those skilled in the art how to construct a logic circuit which uses the value of the indicated bit(s) of flow control register 110 to alter the operations and sub-operations carried out by an internal state machine.
- One means of conducting a programming operation data verification is to use the pre-programming cycle of a complete erase operation to access a memory cell, verify that a zero has been written to the accessed cell, and then proceed to the next cell. Executing this cycle will also cause a bit to be set in the status register indicating the success or failure of the data verification operation carried out during the cycle. Execution of the pre-programming cycle can be accomplished by two methods, depending upon whether the embodiment of FIG. 7A or 7 B of flow control register 110 is used. If the flow control register of FIG. 7A is used, then it is necessary to set the bits of flow control register 110 so that the erase high voltage 220 and distribution adjustment 240 cycles are skipped. This corresponds to setting bits 7 and 6 of the flow control register shown in FIG. 7 A.
- the pre-programming cycle it is necessary that the high voltage stages of the pre-programming cycle be skipped. This is accomplished by having the memory system operate so that entry into the program verify test mode automatically generates a control signal which causes the internal state machine to skip the high voltage stages of the complete erase operation. If the pre-programming cycle is then executed (by instructing the internal state machine to execute a complete erase operation), the internal state machine will access each memory cell and verify that a zero has been written to the cells.
- the high voltage erase cycle of a complete erase operation can be used to access a memory cell, verify that a one has been written to the accessed cell, and then proceed to the next cell.
- a bit will be set in the status register indicating the success or failure of the erase operation data verification.
- Execution of the high voltage erase cycle can be accomplished by setting the bits of flow control register 110 so that the pre-programming 200 and distribution adjustment 240 cycles are skipped. This corresponds to setting bits 8 and 6 of the flow control register embodiment of FIG. 7 A.
- this is accomplished by having the memory system operate so that entry into the erase verify test mode automatically generates a control signal which causes the internal state machine to skip the high voltage stages of the complete erase operation. If the high voltage erase cycle is then executed (by instructing the internal state machine to execute a complete erase operation), the internal state machine will access each memory cell and verify that a one has been written to the cells.
- the user is responsible for entering the program or erase verify test mode and setting the contents of flow control register 110 to the appropriate values for skipping the desired cycles and/or stages of the complete erase operation.
- this function may also be executed automatically upon entry into the test mode and input of the appropriate internal verify code. This is accomplished by having Test Mode and Format Check and Decode Logic unit 724 of detector/decoder 102 produce a flow control register control signal (signal 501 or 502 of FIGS. 3, 8 , and 9 ) when the internal verify test mode is entered.
- Flow control register control signal 501 or 502 serves as a first input to a set of logic gates, with the other input to each gate being the value of one of the bits of flow control register 110 .
- the outputs of the logic gates serve as the control signals to the state machine to cause the desired cycles or stages of a complete erase operation to be skipped.
- FIG. 8 shows a set of logic gates 500 which can be used in conjunction with flow control register control signal 501 to automatically provide signals 504 to cause state machine 20 to implement an internal program verify mode by skipping the desired cycles or stages of a complete erase operation.
- logic gates 500 comprise a set of two-input OR gates (gates 506 , 508 , 510 , 514 , and 516 ) and two-input AND gates 512 and 518 .
- a first input to each logic gate 500 is a signal representing the contents of each bit of flow control register 110 .
- one input to each logic gate 500 is a high (logic 1 ) or low (logic 0 ) value corresponding to the value of each bit of register 110 .
- the second input to each logic gate 500 is flow control register control signal 501 or an inverted version of that signal.
- the inverted version is provided by an inverter 520 placed in the signal path between signal 501 and the second input to the appropriate logic gate 500 .
- the internal state machine logic is such that when a control signal 504 produced by a logic gate 500 is high, the cycle or stage corresponding to the input to that logic gate is skipped. For example, if output signal 504 of OR gate 508 is high, then the program verify stage is skipped. With flow control register control signal 501 high, the outputs of each of the OR gates will be high. As a result, the cycles or stages corresponding to the second input to those gates will be skipped.
- inverter 520 when signal 501 goes high (indicating that the internal program verify mode has been entered), one input to AND gates 512 and 518 is low. Therefore, output signal 504 of AND gates 512 and 518 is low and the corresponding cycle or stage (in this case the pre-programming cycle and pre-programming verify stage) are not skipped and instead are implemented.
- the outputs 504 of logic gates 500 will cause state machine 20 to implement the pre-programming cycle and pre-programming verify stage and skip the other cycles and stages of the complete erase operation.
- entry into the internal data verification test mode also acts to generate a control signal which causes the high voltage stages of the pre-programming cycle to be skipped. These actions will result in executing the internal program verify test mode of the present invention.
- the use of logic gates 500 and inverter 520 allows automatic control of the cycles and stages of the complete erase operation which are implemented when the internal verify mode is entered.
- FIG. 9 shows a set of logic gates 500 which can be used in conjunction with flow control register control signal 502 to automatically provide signals 504 to cause state machine 20 to implement an internal erase verify mode by skipping the desired cycles or stages of a complete erase operation.
- logic gates 500 comprise a set of two-input OR gates (gates 506 , 508 , 512 , 514 , and 518 ) and two-input AND gates 510 and 516 .
- a first input to each logic gate 500 is a signal representing the contents of each bit of flow control register 110 .
- the second input to each logic gate 500 is flow control register control signal 502 or an inverted version of that signal which is provided by an inverter 520 placed in the signal path between signal 502 and the second input to the appropriate logic gate 500 .
- the internal state machine logic is such that when a control signal 504 produced by a logic gate 500 is high, the cycle or stage corresponding to the input to that logic gate is skipped.
- flow control register control signal 502 high, the outputs of each of the OR gates will be high. As a result, the cycles or stages corresponding to the second input to those gates will be skipped.
- a modified version of the pre-programming cycle can be executed.
- a modified version of the high voltage erase operation can be executed in order to verify that a one has been written to each memory cell.
- this goal can be accomplished by setting the bits of the embodiment of flow control register 110 of FIG. 7B so that the high voltage erase 220 and distribution adjustment 240 cycles of the complete erase operation, and the high voltage stages of the pre-programming cycle are skipped.
- the memory system is then placed into a test mode in which user specified data is placed into input data latch 30 and the pre-programming cycle is executed using that data for verification purposes.
Abstract
Description
Claims (77)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/237,501 USRE37611E1 (en) | 1996-01-22 | 1999-01-26 | Non-volatile memory system having internal data verification test mode |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/589,823 US5675540A (en) | 1996-01-22 | 1996-01-22 | Non-volatile memory system having internal data verification test mode |
US09/237,501 USRE37611E1 (en) | 1996-01-22 | 1999-01-26 | Non-volatile memory system having internal data verification test mode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/589,823 Reissue US5675540A (en) | 1996-01-22 | 1996-01-22 | Non-volatile memory system having internal data verification test mode |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE37611E1 true USRE37611E1 (en) | 2002-03-26 |
Family
ID=24359696
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/589,823 Ceased US5675540A (en) | 1996-01-22 | 1996-01-22 | Non-volatile memory system having internal data verification test mode |
US09/237,501 Expired - Lifetime USRE37611E1 (en) | 1996-01-22 | 1999-01-26 | Non-volatile memory system having internal data verification test mode |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/589,823 Ceased US5675540A (en) | 1996-01-22 | 1996-01-22 | Non-volatile memory system having internal data verification test mode |
Country Status (2)
Country | Link |
---|---|
US (2) | US5675540A (en) |
TW (1) | TW303465B (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6639837B2 (en) * | 2000-12-11 | 2003-10-28 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20040019841A1 (en) * | 2002-07-25 | 2004-01-29 | Ong Adrian E. | Internally generating patterns for testing in an integrated circuit device |
US20040062123A1 (en) * | 2002-09-27 | 2004-04-01 | Oki Electric Industry Co., Ltd. | Nonvolatile semiconductor memory device able to detect test mode |
US6732304B1 (en) | 2000-09-21 | 2004-05-04 | Inapac Technology, Inc. | Chip testing within a multi-chip semiconductor package |
US6754866B1 (en) | 2001-09-28 | 2004-06-22 | Inapac Technology, Inc. | Testing of integrated circuit devices |
US6812726B1 (en) | 2002-11-27 | 2004-11-02 | Inapac Technology, Inc. | Entering test mode and accessing of a packaged semiconductor device |
US20050024977A1 (en) * | 2000-09-21 | 2005-02-03 | Ong Adrian E. | Multiple power levels for a chip within a multi-chip semiconductor package |
US20050162182A1 (en) * | 2002-07-25 | 2005-07-28 | Ong Adrian E. | Internally generating patterns for testing in an integrated circuit device |
US7061263B1 (en) | 2001-11-15 | 2006-06-13 | Inapac Technology, Inc. | Layout and use of bond pads and probe pads for testing of integrated circuits devices |
US7071771B2 (en) | 2000-12-11 | 2006-07-04 | Kabushiki Kaisha Toshiba | Current difference divider circuit |
US20070035995A1 (en) * | 2005-07-28 | 2007-02-15 | Stmicroelectronics S.R.I. | Method of programming a four-level flash memory device and a related page buffer |
US20080089139A1 (en) * | 2006-10-03 | 2008-04-17 | Inapac Technology, Inc. | Memory accessing circuit system |
US20080225589A1 (en) * | 2007-03-12 | 2008-09-18 | Micron Technology, Inc. | Memory page boosting method, device and system |
US7444575B2 (en) | 2000-09-21 | 2008-10-28 | Inapac Technology, Inc. | Architecture and method for testing of an integrated circuit device |
US20100306604A1 (en) * | 2009-05-28 | 2010-12-02 | Mcginty Stephen F | Method and circuit for brownout detection in a memory system |
US8001439B2 (en) | 2001-09-28 | 2011-08-16 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US8063650B2 (en) | 2002-11-27 | 2011-11-22 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US20150022264A1 (en) * | 2013-07-22 | 2015-01-22 | Qualcomm Incorporated | Sense amplifier offset voltage reduction |
US9116210B2 (en) | 2001-09-28 | 2015-08-25 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
Families Citing this family (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5801985A (en) | 1995-07-28 | 1998-09-01 | Micron Technology, Inc. | Memory system having programmable control parameters |
US5636166A (en) * | 1995-12-05 | 1997-06-03 | Micron Quantum Devices, Inc. | Apparatus for externally timing high voltage cycles of non-volatile memory system |
US6073204A (en) * | 1997-04-23 | 2000-06-06 | Micron Technology, Inc. | Memory system having flexible architecture and method |
US6031760A (en) * | 1997-07-29 | 2000-02-29 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of programming the same |
US5886935A (en) * | 1997-08-22 | 1999-03-23 | Micron Technology, Inc. | High and negative voltage compare |
JPH1186575A (en) * | 1997-09-05 | 1999-03-30 | Oki Electric Ind Co Ltd | Non-volatile semiconductor memory |
US6141247A (en) * | 1997-10-24 | 2000-10-31 | Micron Technology, Inc. | Non-volatile data storage unit and method of controlling same |
US6034891A (en) * | 1997-12-01 | 2000-03-07 | Micron Technology, Inc. | Multi-state flash memory defect management |
US6141767A (en) * | 1998-04-03 | 2000-10-31 | Sony Corporation | Method of and apparatus for verifying reliability of contents within the configuration ROM of IEEE 1394-1995 devices |
US6308297B1 (en) * | 1998-07-17 | 2001-10-23 | Sun Microsystems, Inc. | Method and apparatus for verifying memory addresses |
DE60015770T2 (en) | 1999-08-23 | 2005-12-08 | Micron Technology, Inc. | FLASH MEMORY ARRANGEMENT WITH EXTERNAL TRIGGERED COLLECTION AND HEALING OF FAULTY CELLS |
US6442076B1 (en) | 2000-06-30 | 2002-08-27 | Micron Technology, Inc. | Flash memory with multiple status reading capability |
US6304497B1 (en) | 2000-06-30 | 2001-10-16 | Micron Technology, Inc. | Synchronous memory status register |
US6785765B1 (en) | 2000-06-30 | 2004-08-31 | Micron Technology, Inc. | Status register to improve initialization of a synchronous memory |
JP2002214296A (en) * | 2001-01-16 | 2002-07-31 | Toshiba Corp | Semiconductor device |
US6538923B1 (en) * | 2001-02-26 | 2003-03-25 | Advanced Micro Devices, Inc. | Staircase program verify for multi-level cell flash memory designs |
US6385091B1 (en) | 2001-05-01 | 2002-05-07 | Micron Technology, Inc. | Read reference scheme for non-volatile memory |
US6614695B2 (en) | 2001-08-24 | 2003-09-02 | Micron Technology, Inc. | Non-volatile memory with block erase |
ITRM20010556A1 (en) * | 2001-09-12 | 2003-03-12 | Micron Technology Inc | DECODER TO DECODE SWITCHING COMMANDS IN INTEGRATED CIRCUIT TEST MODE. |
ITRM20010647A1 (en) | 2001-11-02 | 2003-05-02 | Micron Technology Inc | BLOCK CANCELLATION VERIFICATION FOR FLASH MEMORIES. |
US6957371B2 (en) * | 2001-12-04 | 2005-10-18 | Intellitech Corporation | Method and apparatus for embedded built-in self-test (BIST) of electronic circuits and systems |
KR100521364B1 (en) * | 2002-11-18 | 2005-10-12 | 삼성전자주식회사 | Flash memory device for verifying successful programming of flash cells and the method thereof |
DE10327284B4 (en) * | 2003-06-17 | 2005-11-03 | Infineon Technologies Ag | Test device for memory |
US7321951B2 (en) * | 2003-11-17 | 2008-01-22 | Micron Technology, Inc. | Method for testing flash memory power loss recovery |
DE102005020808B3 (en) * | 2005-05-04 | 2006-07-20 | Micronas Gmbh | Memory cell programming and deletion controlling method for non-volatile memory device, involves producing positive or negative acknowledge information after process of programming or deletion of memory cell based on content of control cell |
US7480195B2 (en) * | 2005-05-11 | 2009-01-20 | Micron Technology, Inc. | Internal data comparison for memory testing |
WO2007132456A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Memory device with adaptive capacity |
US8156403B2 (en) | 2006-05-12 | 2012-04-10 | Anobit Technologies Ltd. | Combined distortion estimation and error correction coding for memory devices |
CN103258572B (en) | 2006-05-12 | 2016-12-07 | 苹果公司 | Distortion estimation in storage device and elimination |
WO2007132452A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies | Reducing programming error in memory devices |
US7768835B2 (en) * | 2006-08-09 | 2010-08-03 | Micron Technology, Inc. | Non-volatile memory erase verify |
US8060806B2 (en) | 2006-08-27 | 2011-11-15 | Anobit Technologies Ltd. | Estimation of non-linear distortion in memory devices |
US7821826B2 (en) | 2006-10-30 | 2010-10-26 | Anobit Technologies, Ltd. | Memory cell readout using successive approximation |
US7975192B2 (en) | 2006-10-30 | 2011-07-05 | Anobit Technologies Ltd. | Reading memory cells using multiple thresholds |
US7924648B2 (en) | 2006-11-28 | 2011-04-12 | Anobit Technologies Ltd. | Memory power and performance management |
US8151163B2 (en) | 2006-12-03 | 2012-04-03 | Anobit Technologies Ltd. | Automatic defect management in memory devices |
US7900102B2 (en) | 2006-12-17 | 2011-03-01 | Anobit Technologies Ltd. | High-speed programming of memory devices |
US7593263B2 (en) | 2006-12-17 | 2009-09-22 | Anobit Technologies Ltd. | Memory device with reduced reading latency |
US8151166B2 (en) | 2007-01-24 | 2012-04-03 | Anobit Technologies Ltd. | Reduction of back pattern dependency effects in memory devices |
US7751240B2 (en) * | 2007-01-24 | 2010-07-06 | Anobit Technologies Ltd. | Memory device with negative thresholds |
US8369141B2 (en) | 2007-03-12 | 2013-02-05 | Apple Inc. | Adaptive estimation of memory cell read thresholds |
US7644328B2 (en) * | 2007-03-22 | 2010-01-05 | Intel Corporation | Sharing routing of a test signal with an alternative power supply to combinatorial logic for low power design |
US8001320B2 (en) | 2007-04-22 | 2011-08-16 | Anobit Technologies Ltd. | Command interface for memory devices |
WO2008139441A2 (en) | 2007-05-12 | 2008-11-20 | Anobit Technologies Ltd. | Memory device with internal signal processing unit |
US8234545B2 (en) | 2007-05-12 | 2012-07-31 | Apple Inc. | Data storage with incremental redundancy |
US7925936B1 (en) | 2007-07-13 | 2011-04-12 | Anobit Technologies Ltd. | Memory device with non-uniform programming levels |
US8259497B2 (en) | 2007-08-06 | 2012-09-04 | Apple Inc. | Programming schemes for multi-level analog memory cells |
US8174905B2 (en) | 2007-09-19 | 2012-05-08 | Anobit Technologies Ltd. | Programming orders for reducing distortion in arrays of multi-level analog memory cells |
US7773413B2 (en) | 2007-10-08 | 2010-08-10 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells in the presence of temperature variations |
US8527819B2 (en) | 2007-10-19 | 2013-09-03 | Apple Inc. | Data storage in analog memory cell arrays having erase failures |
US8000141B1 (en) | 2007-10-19 | 2011-08-16 | Anobit Technologies Ltd. | Compensation for voltage drifts in analog memory cells |
US8068360B2 (en) | 2007-10-19 | 2011-11-29 | Anobit Technologies Ltd. | Reading analog memory cells using built-in multi-threshold commands |
US8270246B2 (en) | 2007-11-13 | 2012-09-18 | Apple Inc. | Optimized selection of memory chips in multi-chips memory devices |
US8225181B2 (en) | 2007-11-30 | 2012-07-17 | Apple Inc. | Efficient re-read operations from memory devices |
US8209588B2 (en) | 2007-12-12 | 2012-06-26 | Anobit Technologies Ltd. | Efficient interference cancellation in analog memory cell arrays |
US8456905B2 (en) | 2007-12-16 | 2013-06-04 | Apple Inc. | Efficient data storage in multi-plane memory devices |
US8085586B2 (en) | 2007-12-27 | 2011-12-27 | Anobit Technologies Ltd. | Wear level estimation in analog memory cells |
US8156398B2 (en) | 2008-02-05 | 2012-04-10 | Anobit Technologies Ltd. | Parameter estimation based on error correction code parity check equations |
US7924587B2 (en) | 2008-02-21 | 2011-04-12 | Anobit Technologies Ltd. | Programming of analog memory cells using a single programming pulse per state transition |
US7864573B2 (en) | 2008-02-24 | 2011-01-04 | Anobit Technologies Ltd. | Programming analog memory cells for reduced variance after retention |
US8230300B2 (en) | 2008-03-07 | 2012-07-24 | Apple Inc. | Efficient readout from analog memory cells using data compression |
US8059457B2 (en) | 2008-03-18 | 2011-11-15 | Anobit Technologies Ltd. | Memory device with multiple-accuracy read commands |
US8400858B2 (en) | 2008-03-18 | 2013-03-19 | Apple Inc. | Memory device with reduced sense time readout |
US7995388B1 (en) | 2008-08-05 | 2011-08-09 | Anobit Technologies Ltd. | Data storage using modified voltages |
US7924613B1 (en) * | 2008-08-05 | 2011-04-12 | Anobit Technologies Ltd. | Data storage in analog memory cells with protection against programming interruption |
US8949684B1 (en) | 2008-09-02 | 2015-02-03 | Apple Inc. | Segmented data storage |
US8169825B1 (en) | 2008-09-02 | 2012-05-01 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells subjected to long retention periods |
US8482978B1 (en) | 2008-09-14 | 2013-07-09 | Apple Inc. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
US8000135B1 (en) | 2008-09-14 | 2011-08-16 | Anobit Technologies Ltd. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
US8239734B1 (en) | 2008-10-15 | 2012-08-07 | Apple Inc. | Efficient data storage in storage device arrays |
US8713330B1 (en) | 2008-10-30 | 2014-04-29 | Apple Inc. | Data scrambling in memory devices |
US8208304B2 (en) | 2008-11-16 | 2012-06-26 | Anobit Technologies Ltd. | Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N |
US8174857B1 (en) | 2008-12-31 | 2012-05-08 | Anobit Technologies Ltd. | Efficient readout schemes for analog memory cell devices using multiple read threshold sets |
US8248831B2 (en) | 2008-12-31 | 2012-08-21 | Apple Inc. | Rejuvenation of analog memory cells |
US8924661B1 (en) | 2009-01-18 | 2014-12-30 | Apple Inc. | Memory system including a controller and processors associated with memory devices |
US8228701B2 (en) | 2009-03-01 | 2012-07-24 | Apple Inc. | Selective activation of programming schemes in analog memory cell arrays |
US8259506B1 (en) | 2009-03-25 | 2012-09-04 | Apple Inc. | Database of memory read thresholds |
US8832354B2 (en) | 2009-03-25 | 2014-09-09 | Apple Inc. | Use of host system resources by memory controller |
US8238157B1 (en) | 2009-04-12 | 2012-08-07 | Apple Inc. | Selective re-programming of analog memory cells |
US8479080B1 (en) | 2009-07-12 | 2013-07-02 | Apple Inc. | Adaptive over-provisioning in memory systems |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
US8677054B1 (en) | 2009-12-16 | 2014-03-18 | Apple Inc. | Memory management schemes for non-volatile memory devices |
US8694814B1 (en) | 2010-01-10 | 2014-04-08 | Apple Inc. | Reuse of host hibernation storage space by memory controller |
US8677203B1 (en) | 2010-01-11 | 2014-03-18 | Apple Inc. | Redundant data storage schemes for multi-die memory systems |
US8694853B1 (en) | 2010-05-04 | 2014-04-08 | Apple Inc. | Read commands for reading interfering memory cells |
US8572423B1 (en) | 2010-06-22 | 2013-10-29 | Apple Inc. | Reducing peak current in memory systems |
US8595591B1 (en) | 2010-07-11 | 2013-11-26 | Apple Inc. | Interference-aware assignment of programming levels in analog memory cells |
US9104580B1 (en) | 2010-07-27 | 2015-08-11 | Apple Inc. | Cache memory for hybrid disk drives |
US8645794B1 (en) | 2010-07-31 | 2014-02-04 | Apple Inc. | Data storage in analog memory cells using a non-integer number of bits per cell |
US8856475B1 (en) | 2010-08-01 | 2014-10-07 | Apple Inc. | Efficient selection of memory blocks for compaction |
US8493781B1 (en) | 2010-08-12 | 2013-07-23 | Apple Inc. | Interference mitigation using individual word line erasure operations |
US8694854B1 (en) | 2010-08-17 | 2014-04-08 | Apple Inc. | Read threshold setting based on soft readout statistics |
US9021181B1 (en) | 2010-09-27 | 2015-04-28 | Apple Inc. | Memory management for unifying memory cell conditions by using maximum time intervals |
JP2014225309A (en) * | 2013-05-16 | 2014-12-04 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device |
US10203884B2 (en) | 2016-03-30 | 2019-02-12 | Intel Corporation | Methods and apparatus to perform erase-suspend operations in memory devices |
US10514862B2 (en) | 2016-07-21 | 2019-12-24 | Micron Technology, Inc. | Memory device including concurrent suspend states for different operations |
US10387281B2 (en) | 2017-08-30 | 2019-08-20 | Micron Technology, Inc. | Flash memory block retirement policy |
KR102513498B1 (en) * | 2018-04-06 | 2023-03-24 | 에스케이하이닉스 주식회사 | Controller, operating method thereof and memory system including the controller |
JP6748760B1 (en) | 2019-05-13 | 2020-09-02 | ウィンボンド エレクトロニクス コーポレーション | Semiconductor memory device |
US11556416B2 (en) | 2021-05-05 | 2023-01-17 | Apple Inc. | Controlling memory readout reliability and throughput by adjusting distance between read thresholds |
US11847342B2 (en) | 2021-07-28 | 2023-12-19 | Apple Inc. | Efficient transfer of hard data and confidence levels in reading a nonvolatile memory |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811294A (en) * | 1985-06-21 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | Data integrity verifying circuit for electrically erasable and programmable read only memory (EEPROM) |
US4860259A (en) * | 1986-01-21 | 1989-08-22 | Mitsubishi Denki Kabushiki Kaisha | Dram with reduced-test-time mode |
US5177745A (en) * | 1990-09-26 | 1993-01-05 | Intel Corporation | Memory device with a test mode |
US5233610A (en) * | 1989-08-30 | 1993-08-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having error correcting function |
US5265056A (en) * | 1989-12-28 | 1993-11-23 | International Business Machines Corporation | Signal margin testing system for dynamic RAM |
US5377145A (en) * | 1991-02-11 | 1994-12-27 | Intel Corporation | Circuitry and method for programming and erasing a non-volatile semiconductor memory |
US5402380A (en) * | 1993-03-17 | 1995-03-28 | Fujitsu Limited | Nonvolatile semiconductor memory device having a status register and test method for the same |
US5416740A (en) * | 1991-12-12 | 1995-05-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including redundant memory cell array for repairing defect |
US5428575A (en) * | 1992-08-28 | 1995-06-27 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with comparing circuit for facilitating test mode |
US5463585A (en) * | 1993-04-14 | 1995-10-31 | Nec Corporation | Semiconductor device incorporating voltage reduction circuit therein |
US5491660A (en) * | 1994-11-18 | 1996-02-13 | Texas Instruments Incorporated | On-chip operation control for memories |
US5541879A (en) * | 1993-01-13 | 1996-07-30 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory having program verifying circuit |
US5568426A (en) * | 1995-07-26 | 1996-10-22 | Micron Quantum Devices, Inc. | Method and apparatus for performing memory cell verification on a nonvolatile memory circuit |
US5621687A (en) * | 1995-05-31 | 1997-04-15 | Intel Corporation | Programmable erasure and programming time for a flash memory |
US5627838A (en) * | 1993-09-30 | 1997-05-06 | Macronix International Co., Ltd. | Automatic test circuitry with non-volatile status write |
US5784315A (en) * | 1994-03-11 | 1998-07-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US5933385A (en) * | 1997-07-31 | 1999-08-03 | Integrated Silicon Solution Inc. | System and method for a flexible memory controller |
US5954828A (en) * | 1995-01-05 | 1999-09-21 | Macronix International Co., Ltd. | Non-volatile memory device for fault tolerant data |
-
1996
- 1996-01-22 US US08/589,823 patent/US5675540A/en not_active Ceased
- 1996-07-13 TW TW085108525A patent/TW303465B/en not_active IP Right Cessation
-
1999
- 1999-01-26 US US09/237,501 patent/USRE37611E1/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811294A (en) * | 1985-06-21 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | Data integrity verifying circuit for electrically erasable and programmable read only memory (EEPROM) |
US4860259A (en) * | 1986-01-21 | 1989-08-22 | Mitsubishi Denki Kabushiki Kaisha | Dram with reduced-test-time mode |
US5233610A (en) * | 1989-08-30 | 1993-08-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having error correcting function |
US5265056A (en) * | 1989-12-28 | 1993-11-23 | International Business Machines Corporation | Signal margin testing system for dynamic RAM |
US5177745A (en) * | 1990-09-26 | 1993-01-05 | Intel Corporation | Memory device with a test mode |
US5377145A (en) * | 1991-02-11 | 1994-12-27 | Intel Corporation | Circuitry and method for programming and erasing a non-volatile semiconductor memory |
US5416740A (en) * | 1991-12-12 | 1995-05-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including redundant memory cell array for repairing defect |
US5428575A (en) * | 1992-08-28 | 1995-06-27 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with comparing circuit for facilitating test mode |
US5541879A (en) * | 1993-01-13 | 1996-07-30 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory having program verifying circuit |
US5402380A (en) * | 1993-03-17 | 1995-03-28 | Fujitsu Limited | Nonvolatile semiconductor memory device having a status register and test method for the same |
US5463585A (en) * | 1993-04-14 | 1995-10-31 | Nec Corporation | Semiconductor device incorporating voltage reduction circuit therein |
US5627838A (en) * | 1993-09-30 | 1997-05-06 | Macronix International Co., Ltd. | Automatic test circuitry with non-volatile status write |
US5818848A (en) * | 1993-09-30 | 1998-10-06 | Macronix International Co,, Ltd. | Automatic test circuitry with non-volatile status write |
US5784315A (en) * | 1994-03-11 | 1998-07-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US5491660A (en) * | 1994-11-18 | 1996-02-13 | Texas Instruments Incorporated | On-chip operation control for memories |
US5954828A (en) * | 1995-01-05 | 1999-09-21 | Macronix International Co., Ltd. | Non-volatile memory device for fault tolerant data |
US5621687A (en) * | 1995-05-31 | 1997-04-15 | Intel Corporation | Programmable erasure and programming time for a flash memory |
US5568426A (en) * | 1995-07-26 | 1996-10-22 | Micron Quantum Devices, Inc. | Method and apparatus for performing memory cell verification on a nonvolatile memory circuit |
US5933385A (en) * | 1997-07-31 | 1999-08-03 | Integrated Silicon Solution Inc. | System and method for a flexible memory controller |
Cited By (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040196709A1 (en) * | 2000-09-21 | 2004-10-07 | Ong Adrian E. | Chip testing within a multi-chip semiconductor package |
US7139945B2 (en) | 2000-09-21 | 2006-11-21 | Inapac Technology, Inc. | Chip testing within a multi-chip semiconductor package |
US7240254B2 (en) | 2000-09-21 | 2007-07-03 | Inapac Technology, Inc | Multiple power levels for a chip within a multi-chip semiconductor package |
US6732304B1 (en) | 2000-09-21 | 2004-05-04 | Inapac Technology, Inc. | Chip testing within a multi-chip semiconductor package |
US7444575B2 (en) | 2000-09-21 | 2008-10-28 | Inapac Technology, Inc. | Architecture and method for testing of an integrated circuit device |
US20050024977A1 (en) * | 2000-09-21 | 2005-02-03 | Ong Adrian E. | Multiple power levels for a chip within a multi-chip semiconductor package |
US6639837B2 (en) * | 2000-12-11 | 2003-10-28 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US6807097B2 (en) | 2000-12-11 | 2004-10-19 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20040090824A1 (en) * | 2000-12-11 | 2004-05-13 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US7071771B2 (en) | 2000-12-11 | 2006-07-04 | Kabushiki Kaisha Toshiba | Current difference divider circuit |
US8001439B2 (en) | 2001-09-28 | 2011-08-16 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US20040225937A1 (en) * | 2001-09-28 | 2004-11-11 | Ong Adrian E. | Testing of integrated circuit devices |
US6754866B1 (en) | 2001-09-28 | 2004-06-22 | Inapac Technology, Inc. | Testing of integrated circuit devices |
US9116210B2 (en) | 2001-09-28 | 2015-08-25 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
US7103815B2 (en) | 2001-09-28 | 2006-09-05 | Inapac Technology, Inc. | Testing of integrated circuit devices |
US10114073B2 (en) | 2001-09-28 | 2018-10-30 | Rambus Inc. | Integrated circuit testing |
US7061263B1 (en) | 2001-11-15 | 2006-06-13 | Inapac Technology, Inc. | Layout and use of bond pads and probe pads for testing of integrated circuits devices |
US7313740B2 (en) | 2002-07-25 | 2007-12-25 | Inapac Technology, Inc. | Internally generating patterns for testing in an integrated circuit device |
US20040019841A1 (en) * | 2002-07-25 | 2004-01-29 | Ong Adrian E. | Internally generating patterns for testing in an integrated circuit device |
US20050162182A1 (en) * | 2002-07-25 | 2005-07-28 | Ong Adrian E. | Internally generating patterns for testing in an integrated circuit device |
US20040062123A1 (en) * | 2002-09-27 | 2004-04-01 | Oki Electric Industry Co., Ltd. | Nonvolatile semiconductor memory device able to detect test mode |
US9568544B2 (en) | 2002-11-27 | 2017-02-14 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US10302696B2 (en) | 2002-11-27 | 2019-05-28 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US6882171B2 (en) | 2002-11-27 | 2005-04-19 | Inapac Technology, Inc. | Bonding pads for testing of a semiconductor device |
US11009548B2 (en) | 2002-11-27 | 2021-05-18 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US7259582B2 (en) | 2002-11-27 | 2007-08-21 | Inapac Technology, Inc. | Bonding pads for testing of a semiconductor device |
US6812726B1 (en) | 2002-11-27 | 2004-11-02 | Inapac Technology, Inc. | Entering test mode and accessing of a packaged semiconductor device |
US8717052B2 (en) | 2002-11-27 | 2014-05-06 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US8063650B2 (en) | 2002-11-27 | 2011-11-22 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
US20070035995A1 (en) * | 2005-07-28 | 2007-02-15 | Stmicroelectronics S.R.I. | Method of programming a four-level flash memory device and a related page buffer |
US20090316482A1 (en) * | 2005-07-28 | 2009-12-24 | Luca Crippa | Method of programming a multi-level memory device |
US8553462B2 (en) | 2005-07-28 | 2013-10-08 | Micron Technology, Inc. | Method of programming a multi-level memory device |
US8971112B2 (en) | 2005-07-28 | 2015-03-03 | Micron Technology, Inc. | Method of programming a multi-level memory device |
US7466603B2 (en) | 2006-10-03 | 2008-12-16 | Inapac Technology, Inc. | Memory accessing circuit system |
US20080089139A1 (en) * | 2006-10-03 | 2008-04-17 | Inapac Technology, Inc. | Memory accessing circuit system |
US8050090B2 (en) | 2007-03-12 | 2011-11-01 | Micron Technology, Inc. | Memory page boosting method, device and system |
US20100232222A1 (en) * | 2007-03-12 | 2010-09-16 | Micron Technology, Inc. | Memory page boosting method, device and system |
US7738291B2 (en) | 2007-03-12 | 2010-06-15 | Micron Technology, Inc. | Memory page boosting method, device and system |
US20080225589A1 (en) * | 2007-03-12 | 2008-09-18 | Micron Technology, Inc. | Memory page boosting method, device and system |
US8010854B2 (en) * | 2009-05-28 | 2011-08-30 | Freescale Semiconductor, Inc. | Method and circuit for brownout detection in a memory system |
US20100306604A1 (en) * | 2009-05-28 | 2010-12-02 | Mcginty Stephen F | Method and circuit for brownout detection in a memory system |
US20150022264A1 (en) * | 2013-07-22 | 2015-01-22 | Qualcomm Incorporated | Sense amplifier offset voltage reduction |
US9140747B2 (en) * | 2013-07-22 | 2015-09-22 | Qualcomm Incorporated | Sense amplifier offset voltage reduction |
Also Published As
Publication number | Publication date |
---|---|
US5675540A (en) | 1997-10-07 |
TW303465B (en) | 1997-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE37611E1 (en) | Non-volatile memory system having internal data verification test mode | |
US6243839B1 (en) | Non-volatile memory system including apparatus for testing memory elements by writing and verifying data patterns | |
US5619453A (en) | Memory system having programmable flow control register | |
US6256754B1 (en) | Memory system having internal state monitoring circuit | |
US5677885A (en) | Memory system with non-volatile data storage unit and method of initializing same | |
US6381193B1 (en) | Apparatus for externally timing high voltage cycles of non-volatile memory system | |
US6999353B2 (en) | Semiconductor memory device including page latch circuit | |
KR100749683B1 (en) | In-circuit memory array bit cell threshold voltage distribution measurement | |
US6711054B2 (en) | Semiconductor device, data processing system and a method for changing threshold of a non-volatile memory cell | |
KR100609669B1 (en) | Sensing time control device and method | |
US5675546A (en) | On-chip automatic procedures for memory testing | |
KR100273179B1 (en) | Method and apparatus for performing memory cell verification of nonvolatile memory circuit | |
US20010022744A1 (en) | Semiconductor memory device having a page latch circuit and a test method thereof | |
KR19990035980A (en) | Memory system with programmable control parameters | |
US20070165454A1 (en) | Nonvolatile semiconductor memory device and method of self-testing the same | |
KR20000047814A (en) | Nonvolatile semiconductor memory device and erase verify method therefor | |
US5751944A (en) | Non-volatile memory system having automatic cycling test function | |
US5579270A (en) | Flash EEPROM with auto-function for automatically writing or erasing data | |
US6490701B1 (en) | Integrated circuit test mode with externally forced reference voltage | |
JPH10208499A (en) | Test method of flash memory | |
JPH0863982A (en) | Non-volatile semiconductor memory | |
JPH09213093A (en) | Nonvolatile semiconductor memory and testing method and trimming method therefor | |
JPH09139100A (en) | Test method for nonvolatile semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |