USRE37716E1 - High-speed, low power, medium resolution analog-to-digital converter and method of stabilization - Google Patents
High-speed, low power, medium resolution analog-to-digital converter and method of stabilization Download PDFInfo
- Publication number
- USRE37716E1 USRE37716E1 US09/760,705 US76070501A USRE37716E US RE37716 E1 USRE37716 E1 US RE37716E1 US 76070501 A US76070501 A US 76070501A US RE37716 E USRE37716 E US RE37716E
- Authority
- US
- United States
- Prior art keywords
- converter
- digital
- analog
- reference voltages
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1033—Calibration over the full range of the converter, e.g. for correcting differential non-linearity
- H03M1/1057—Calibration over the full range of the converter, e.g. for correcting differential non-linearity by trimming, i.e. by individually adjusting at least part of the quantisation value generators or stages to their nominal values
- H03M1/1061—Calibration over the full range of the converter, e.g. for correcting differential non-linearity by trimming, i.e. by individually adjusting at least part of the quantisation value generators or stages to their nominal values using digitally programmable trimming circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
- H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
- H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string
Definitions
- This invention pertains in general to analog-to-digital converters and in particular to analog-to-digital converters having a very high operating clock frequency, small die size, and low power consumption and methods of stabilizing the same against drift.
- FIG. 1 illustrates a conventional full flash ADC 100 including an input voltage 110 , a reference voltage 112 , a number of resistors, of which resistor 114 is representative, a number of conventional comparators, of which comparator 116 is representative, and a conventional decoder 118 that produces a multi-bit digital output 120 .
- input voltage 110 is applied simultaneously to each comparator 116 .
- fractional portions of the reference voltage 112 are applied to the comparators 116 by dividing the reference voltage 112 in equal increments (or thresholds) by the resistors 114 .
- the output of each comparator 116 is applied to the decoder 118 which decodes such received inputs into a multi-bit digital output 120 representative of the input voltage 110 .
- ADCs for operation at high frequencies require a large amount of integrated circuit area and have high power consumption, and all such requirements increase as the number of bit of resolution of the ADC increases.
- these comparators are normally implemented using conventional auto-zero voltage comparators.
- An auto-zero voltage comparator requires a two-phase clock for auto-zeroing in the first phase, and for actual signal comparison in the second phase. Unfortunately, such two-phase design limits the maximum achievable operating frequency to a factor of two lower than otherwise possible, other factors being equal, if non-auto zero voltage comparators are employed.
- Non-auto zero voltage comparators such as those used in full flash ADCs implemented in Bipolar or BiCMOS integrated circuit processes, are generally not practical for implementation in standard CMOS processes because device mismatches (e.g., input offset voltage) of CMOS voltage comparators tend to be much higher than for Bipolar equivalents.
- CMOS voltage comparators with low input offset voltage can usually only be obtained using complex circuitry that requires large integrated circuit area with associated higher power consumption, and generally lower conversion speed.
- the full flash ADC of the present invention includes a plurality of comparators and a referencing scheme that effectively cancels out the input offset voltages of the comparators.
- the input offset voltage of each of the plurality of comparators is obtained by performing a self calibration process on the ADC during, for example, power up. Then, the input offset voltage for each of the comparators is stored in a look-up table. When the ADC is used, the look-up table provides offset correction to the normal reference voltages for each comparator.
- the offset look-up table controls a digital-to-analog converter (“DAC”).
- DAC digital-to-analog converter
- a track/hold (“T/H”), circuit also known as a sample/hold circuit, is connected to a reference input of each comparator.
- the T/H circuit receives its input from the DAC and holds received voltages for application to its associated comparator as a first or reference input.
- Each comparator receives the analog input voltage as its second input and the outputs of the comparators are supplied a conventional decoder.
- the look up table in combination with a T/H controller and the DAC, operates each T/H circuit to provide a voltage equivalent to the reference voltage corrected by the input offset voltage of the associated comparator. After the correct reference voltages are loaded into the T/H circuits, the analog input signal is applied to all of the comparators. Each comparator produces an output signal indicating whether the magnitude of the input signal is, for example, greater than the magnitude of the corrected reference voltage.
- the decoder receives such comparator outputs and decodes the outputs into a representative multi-bit digital output signal.
- FIG. 1 is a block diagram of a conventional full flash ADC
- FIG. 2 is a block diagram of a full flash ADC having four choices of reference voltage per comparator
- FIG. 3 is a block diagram of a full flash ADC having a reference track/hold circuit for each comparator
- FIG. 4 is a block diagram of a calibrated full flash ADC having a reference track/hold circuit for each comparator and a digital to analog converter connected to supply correct reference voltages to each track/hold circuit.
- FIG. 2 is a block diagram of a calibrated analog-to-digital converter (“ADC”) 200 having four choices of reference voltage per comparator derived from a reference voltage input 210 .
- a number of resistors, of which resistor 212 is exemplary, are coupled in series to the reference voltage 210 .
- a number of switching circuits, of which switching circuit 214 is exemplary, are coupled to junctions of resistors 212 to apply selected ones of four different voltages to a reference input of each comparator 216 .
- the output of each switching circuit 214 is coupled to an associated comparator, of which comparator 216 is exemplary.
- each comparator 216 receives an input voltage appearing on input 218 .
- a conventional decoder 220 receives the outputs of the comparators 216 and produces a digital output 222 representation of the voltage appearing on input 218 .
- the embodiment of a full flash ADC 200 illustrated in FIG. 2 includes an array of comparator 216 arranged to receive associated reference voltages selected via the switching circuits 214 .
- the resistors 212 divide the reference voltage into a plurality of thresholds with incremental variations available about each threshold.
- Each switching circuit 214 has four switches to couple a different voltage threshold (that is selectable via commands sent over a switching network circuit 224 ) to the associated comparator reference input. Accordingly, each switch 214 can provide one of four different reference voltages to a reference input of its respective comparator 216 .
- each comparator 216 is obtained by a self-calibration process performed before the ADC 200 begins operating. For example, upon initial factory test or upon each power up of the circuit, a zero input voltage at input 218 should yield a zero digital output indication at the output 222 of decoder 220 .
- each comparator 216 is activated in sequence with a known input voltage on one input and with selectable increments around a desired threshold reference value available to apply to the other input of each comparator in succession.
- other comparators 216 than the one being calibrated can be disabled to avoid adverse effects on decoder 220 .
- any deviation between known inputs applied to a comparator that produces an output therefrom may be compensated by alternative settings of switching circuits 214 to provide an offset correcting reference voltage to the comparator.
- each comparator 216 provides an output to the decoder 220 for a known input voltage when compared with its corrected reference input voltage during normal operation.
- the settings of the switching circuits 214 that are required to so calibrate each comparator against its individual offset errors may be stored in look-up table 226 for recall during normal operation on unknown voltages applied to input 218 .
- Digital values describing the settings of switching circuits 214 to provide the proper offset voltages for the comparators 216 are stored in entries of a look-up table 226 which may be a segment of random access memory (“RAM”) or other storage device.
- RAM random access memory
- the look-up table 226 provides the digital values needed to select a reference voltage that compensates for the inherent offset voltage of each comparator 216 .
- the selected reference voltage for each comparator 216 will be somewhat different from the ideal reference voltage at each threshold level per comparator 216 .
- the greater the comparator 216 input offset voltage the greater the difference between the ideal reference voltage and the corrected reference voltage as determined by the settings of the switching circuits 214 .
- each of the switching circuits 214 must be connected to the look-up table 226 .
- the number of signal lines needed to control the switching circuits 224 is generally impractical for an ADC 200 with more than 4 or 5 bits of accuracy.
- the full flash ADC 300 includes a reference track/hold circuit 310 for each comparator.
- FIG. 3 shows many of the components shown in FIG. 2, including reference voltage 210 , the resistors 212 in a divider circuit, the switching circuits 214 , the comparators 216 , voltage input 218 , and decoder 220 with digital output 222 .
- FIG. 3 illustrates a track/hold, or sample/hold, circuit, of which circuit 310 is exemplary, connected between each reference switching circuit 214 and its respective comparator 216 .
- Each track/hold circuit 310 includes a conventional decoder 316 controlled by a conventional track/hold selection circuit 312 .
- a particular track/hold circuit 310 can be selected and activated by a digital signal from the track/hold selection circuit 312 .
- the switching circuits 214 are controlled from look up table 318 in a similar manner as previously described.
- the ADC 300 is calibrated in the same manner as previously described with reference to FIG. 2 .
- digital values describing the input offset voltages of the comparators 216 are stored in entries of a look-up table 318 that thus stores digital values which determine the switch settings in switching circuits 214 required to select a reference voltage that compensates for the input offset voltage of the corresponding comparator 216 .
- a counter 340 connected to control access to entries in the look-up table 318 and to control the track/hold selection 312 thus causes the corresponding track/hold circuit 310 to load the corrected reference voltages for all comparators 216 in succession.
- the look-up table 318 sequentially loads a corrected reference voltage into each track/hold circuit 310 that compensates for the input offset voltage of the corresponding comparator 216 .
- the ADC 300 illustrated in FIG. 3 allows the comparator reference voltage 210 to be isolated from the switching network 214 . Accordingly, the control lines for the reference switching circuit 314 can be shared. Thus, the number of control lines 314 needed for the switching circuits 214 is significantly reduced from the number of control lines requested by the embodiment of ADC 200 illustrated in FIG. 2 .
- FIG. 4 shows a calibrated full flash ADC 400 according to another embodiment of the present invention.
- This embodiment similarly includes comparators 216 , the voltage input 218 , the decoder 220 which produces the digital output 222 , the track/hold circuits 310 including the track/hold decoders 316 , and the track/hold select circuit 312 , all operable in similar manner as previously described.
- FIG. 4 shows a look-up table 410 and a digital to analog converter (DAC) 412 arranged to supply the output of the DAC 412 in turn to each of the track/hold circuits 310 under control of the counter 440 .
- DAC digital to analog converter
- the ADC 400 is initially calibrated prior to normal operation on input signals appearing on input 218 .
- the ideal or target reference voltage is supplied to a comparator for comparison with a known input voltage, and the reference voltage may be altered up or down from the target value in order to compensate for any offset required to activate or trigger the comparator 216 to supply an output to the decoder 220 .
- Such compensating value of reference voltage for each comparator is stored as a representative digital value in the look-up table 410 for subsequent retrieval and conversion in the DAC 412 to the corresponding compensating reference voltage required by each comparator 216 during normal operation. Operation in this manner provides wider range of values of analog corrected reference voltages for the plural number of comparators required.
- the calibrated reference voltages for each comparator 216 thus produced are stored digitally as entries in the look-up table 410 .
- entries in the look-up table 410 are supplied sequentially under control of counter 440 as digital values to the DAC 412 which supplies the corresponding analog value of corrected reference voltage to the track/hold circuits 310 which load the respective corrected reference voltage into each track/hold circuit 310 that is activated by the track/hold selection circuit 312 under control of counter 440 .
- Only one DAC 412 is needed as only one track/hold circuit 310 is activated at any given time.
- multiple DACs can be used if more than one track/hold circuits 310 is to be activated at a time.
- the track/hold circuits 310 and the entries in the look-up table 410 , 412 may be re-calibrated, for example, in a manner as previous described when necessary to update or refresh the calibrated reference voltages at the outputs of the track/hold circuits 310 .
Abstract
Description
Claims (40)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/760,705 USRE37716E1 (en) | 1997-04-28 | 2001-01-17 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/847,912 US5861829A (en) | 1997-04-28 | 1997-04-28 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
US09/760,705 USRE37716E1 (en) | 1997-04-28 | 2001-01-17 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/847,912 Reissue US5861829A (en) | 1997-04-28 | 1997-04-28 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE37716E1 true USRE37716E1 (en) | 2002-05-28 |
Family
ID=25301805
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/847,912 Ceased US5861829A (en) | 1997-04-28 | 1997-04-28 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
US09/760,705 Expired - Lifetime USRE37716E1 (en) | 1997-04-28 | 2001-01-17 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/847,912 Ceased US5861829A (en) | 1997-04-28 | 1997-04-28 | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization |
Country Status (1)
Country | Link |
---|---|
US (2) | US5861829A (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6570516B1 (en) * | 2001-11-09 | 2003-05-27 | Texas Instruments Incorporated | Multi-output DAC and method using single DAC and multiple s/h circuits |
US6653956B2 (en) * | 1997-07-18 | 2003-11-25 | Fujitsu Limited | Analog to digital converter with encoder circuit and testing method therefor |
US6703951B2 (en) | 1997-07-18 | 2004-03-09 | Fujitsu Limited | Analog to digital converter with encoder circuit and testing method therefor |
US20050258995A1 (en) * | 2004-05-21 | 2005-11-24 | Fujitsu Limited | A/D converter, D/A converter and voltage source |
US20060126247A1 (en) * | 2004-12-15 | 2006-06-15 | Zippy Technology Corp. | Control circuit of power supply with selectable current-limiting modes |
US20060290554A1 (en) * | 2005-03-25 | 2006-12-28 | Hirotomo Ishii | Analog to digital conversion circuit |
US20070100570A1 (en) * | 2005-10-28 | 2007-05-03 | Teradyne, Inc. | Dual sine-wave time stamp method and apparatus |
US20070103357A1 (en) * | 2000-06-19 | 2007-05-10 | Silicon Labs Cp, Inc. | Analog-to-digital converter with low power track-and-hold mode |
US20090091483A1 (en) * | 2007-10-04 | 2009-04-09 | Texas Instruments Incorporated | Flash analog to digital converter (adc) |
US8350737B2 (en) | 2011-01-12 | 2013-01-08 | International Business Machines Corporation | Flash analog to digital converter with method and system for dynamic calibration |
US8390498B2 (en) | 2011-03-16 | 2013-03-05 | Kabushiki Kaisha Toshiba | Comparing circuit and parallel analog-to-digital converter |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094153A (en) * | 1998-02-25 | 2000-07-25 | Intel Corporation | Analog-to-digital converter circuit |
JP4117976B2 (en) * | 1999-06-10 | 2008-07-16 | 株式会社ルネサステクノロジ | Sample hold circuit |
US6288667B1 (en) | 2000-03-13 | 2001-09-11 | Massachusetts Institute Of Technology | Low power analog-to-digital converter |
US6411233B1 (en) | 2000-06-06 | 2002-06-25 | Marvell International Ltd | Method and apparatus for direct RAM analog-to-digital converter calibration |
AU2001277052A1 (en) * | 2000-07-19 | 2002-01-30 | Parthus Technologies Plc | A pruning calibration flash analog-to-digital converter (adc) and a method of calibrating and manufacturing the same |
US6606048B1 (en) * | 2000-11-16 | 2003-08-12 | Marvell International, Ltd. | Method and apparatus for equalizing the digital performance of multiple ADC's |
JP3623205B2 (en) * | 2002-03-22 | 2005-02-23 | 株式会社半導体理工学研究センター | Analog / digital converter |
JP3968261B2 (en) * | 2002-03-29 | 2007-08-29 | 富士通株式会社 | A / D conversion circuit |
DE10215405A1 (en) * | 2002-04-08 | 2003-10-16 | Bosch Gmbh Robert | Method and device for testing the function of an analog-digital converter and analog-digital converter |
US6919831B1 (en) * | 2004-04-28 | 2005-07-19 | Madhavi V. Tagare | Circuit, apparatus, and method for converting analog signals into digital signals |
JP4836574B2 (en) * | 2005-12-28 | 2011-12-14 | オンセミコンダクター・トレーディング・リミテッド | Analog-to-digital converter and threshold correction method |
JP4705858B2 (en) * | 2006-02-10 | 2011-06-22 | Okiセミコンダクタ株式会社 | Analog / digital conversion circuit |
US7528752B1 (en) | 2007-04-13 | 2009-05-05 | Link—A—Media Devices Corporation | Offset compensation scheme using a DAC |
JP4424406B2 (en) * | 2007-10-22 | 2010-03-03 | ソニー株式会社 | Series-parallel type analog / digital converter and analog / digital conversion method |
EP2263318B1 (en) * | 2008-03-19 | 2013-06-19 | Integrated Device Technology, Inc. | Flash analog-to-digital converter |
US7656340B2 (en) * | 2008-06-06 | 2010-02-02 | Lsi Corporation | Systems and methods for pipelined analog to digital conversion |
US7656339B2 (en) * | 2008-06-06 | 2010-02-02 | Lsi Corporation | Systems and methods for analog to digital conversion |
EP2198520A4 (en) | 2008-06-06 | 2012-11-21 | Lsi Corp | Systems and methods for latch based analog to digital conversion |
JP5244233B2 (en) * | 2008-06-06 | 2013-07-24 | エルエスアイ コーポレーション | System and method for synchronous timing reset analog-to-digital conversion |
US8121186B2 (en) * | 2008-06-06 | 2012-02-21 | Lsi Corporation | Systems and methods for speculative signal equalization |
US8223047B2 (en) * | 2009-08-11 | 2012-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | ADC calibration |
US8400337B1 (en) | 2010-01-27 | 2013-03-19 | Link—A—Media Devices Corporation | Offset cancellation by biasing the body of a transistor |
US8574960B2 (en) | 2010-02-03 | 2013-11-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming cavity adjacent to sensitive region of semiconductor die using wafer-level underfill material |
US8193961B2 (en) | 2010-09-23 | 2012-06-05 | Lsi Corporation | Systems and methods for enhancing analog to digital conversion resolution |
US8416105B2 (en) * | 2011-02-17 | 2013-04-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | ADC calibration apparatus |
US8416106B2 (en) * | 2011-04-20 | 2013-04-09 | Fujitsu Limited | Calibration scheme for resolution scaling, power scaling, variable input swing and comparator offset cancellation for flash ADCs |
US11316527B2 (en) * | 2018-12-20 | 2022-04-26 | Canon Kabushiki Kaisha | AD converter |
US11095301B1 (en) * | 2020-07-31 | 2021-08-17 | Qualcomm Incorporated | Flash-successive approximation register (SAR) hybrid analog-to-digital converter (ADC) |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4523180A (en) | 1980-06-27 | 1985-06-11 | Hitachi, Ltd. | Analog to digital converter |
US4617549A (en) * | 1981-07-31 | 1986-10-14 | Siemens Aktiengesellschaft | Monolithically integrable MOS-comparator circuit |
US4748440A (en) | 1985-09-02 | 1988-05-31 | Fujitsu Limited | Analog-to-digital conversion system |
US4774498A (en) | 1987-03-09 | 1988-09-27 | Tektronix, Inc. | Analog-to-digital converter with error checking and correction circuits |
US4816831A (en) * | 1986-09-30 | 1989-03-28 | Kabushiki Kaisha Toshiba | Analog-digital converter realizing high integation with high resolution ability |
US4857931A (en) * | 1987-07-20 | 1989-08-15 | Zdzislaw Gulczynski | Dual flash analog-to-digital converter |
US4928102A (en) * | 1988-08-11 | 1990-05-22 | Brooktree Corporation | Flash analog-to-digital converter with logarithmic/linear threshold voltages |
US4999630A (en) * | 1987-11-20 | 1991-03-12 | Thomson Composants Militaires Et Spatiaux | Fast analog-digital converter with parallel structure |
US5041832A (en) * | 1987-07-20 | 1991-08-20 | Zdzislaw Gulczynski | Dual flash analog-to-digital converter |
US5093664A (en) | 1989-10-02 | 1992-03-03 | Minister Of Post, Telecommunications And Space French State, Center National D'etudes Des Communication | High-speed half-flash type analog/digital converter |
US5294926A (en) * | 1992-10-09 | 1994-03-15 | Hewlett-Packard Company | Timing and amplitude error estimation for time-interleaved analog-to-digital converters |
US5349354A (en) * | 1992-03-11 | 1994-09-20 | Mitsubishi Denki Kabushiki Kaisha | A/D converter and converting method having coarse comparison and fine comparison periods |
US5416485A (en) * | 1993-12-20 | 1995-05-16 | Lee; Hae-Seung | Analog-to-digital conversion circuit with improved differential linearity |
US5500644A (en) * | 1992-11-06 | 1996-03-19 | Thomson-Csf | Procedure and device for self-calibrating analog-to-digital conversion |
US5600322A (en) * | 1994-04-29 | 1997-02-04 | Analog Devices, Inc. | Low-voltage CMOS analog-to-digital converter |
US5682163A (en) | 1996-03-06 | 1997-10-28 | Industrial Technology Research Institute | Semi-pipelined analog-to-digital converter |
US5784016A (en) | 1995-05-02 | 1998-07-21 | Texas Instruments Incorporated | Self-calibration technique for pipe line A/D converters |
US5825316A (en) | 1995-04-04 | 1998-10-20 | Siemens Aktiengesellschaft | Method for the self-calibration of an A/D or D/A converter in which the weighted references of the at least one main network are partially calibrated once per calibration cycle |
-
1997
- 1997-04-28 US US08/847,912 patent/US5861829A/en not_active Ceased
-
2001
- 2001-01-17 US US09/760,705 patent/USRE37716E1/en not_active Expired - Lifetime
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4523180A (en) | 1980-06-27 | 1985-06-11 | Hitachi, Ltd. | Analog to digital converter |
US4617549A (en) * | 1981-07-31 | 1986-10-14 | Siemens Aktiengesellschaft | Monolithically integrable MOS-comparator circuit |
US4748440A (en) | 1985-09-02 | 1988-05-31 | Fujitsu Limited | Analog-to-digital conversion system |
US4816831A (en) * | 1986-09-30 | 1989-03-28 | Kabushiki Kaisha Toshiba | Analog-digital converter realizing high integation with high resolution ability |
US4774498A (en) | 1987-03-09 | 1988-09-27 | Tektronix, Inc. | Analog-to-digital converter with error checking and correction circuits |
US5041832A (en) * | 1987-07-20 | 1991-08-20 | Zdzislaw Gulczynski | Dual flash analog-to-digital converter |
US4857931A (en) * | 1987-07-20 | 1989-08-15 | Zdzislaw Gulczynski | Dual flash analog-to-digital converter |
US4999630A (en) * | 1987-11-20 | 1991-03-12 | Thomson Composants Militaires Et Spatiaux | Fast analog-digital converter with parallel structure |
US4928102A (en) * | 1988-08-11 | 1990-05-22 | Brooktree Corporation | Flash analog-to-digital converter with logarithmic/linear threshold voltages |
US5093664A (en) | 1989-10-02 | 1992-03-03 | Minister Of Post, Telecommunications And Space French State, Center National D'etudes Des Communication | High-speed half-flash type analog/digital converter |
US5349354A (en) * | 1992-03-11 | 1994-09-20 | Mitsubishi Denki Kabushiki Kaisha | A/D converter and converting method having coarse comparison and fine comparison periods |
US5294926A (en) * | 1992-10-09 | 1994-03-15 | Hewlett-Packard Company | Timing and amplitude error estimation for time-interleaved analog-to-digital converters |
US5500644A (en) * | 1992-11-06 | 1996-03-19 | Thomson-Csf | Procedure and device for self-calibrating analog-to-digital conversion |
US5416485A (en) * | 1993-12-20 | 1995-05-16 | Lee; Hae-Seung | Analog-to-digital conversion circuit with improved differential linearity |
US5600322A (en) * | 1994-04-29 | 1997-02-04 | Analog Devices, Inc. | Low-voltage CMOS analog-to-digital converter |
US5825316A (en) | 1995-04-04 | 1998-10-20 | Siemens Aktiengesellschaft | Method for the self-calibration of an A/D or D/A converter in which the weighted references of the at least one main network are partially calibrated once per calibration cycle |
US5784016A (en) | 1995-05-02 | 1998-07-21 | Texas Instruments Incorporated | Self-calibration technique for pipe line A/D converters |
US5682163A (en) | 1996-03-06 | 1997-10-28 | Industrial Technology Research Institute | Semi-pipelined analog-to-digital converter |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6703951B2 (en) | 1997-07-18 | 2004-03-09 | Fujitsu Limited | Analog to digital converter with encoder circuit and testing method therefor |
US6653956B2 (en) * | 1997-07-18 | 2003-11-25 | Fujitsu Limited | Analog to digital converter with encoder circuit and testing method therefor |
US7498962B2 (en) * | 2000-06-19 | 2009-03-03 | Silicon Labs Cp, Inc. | Analog-to-digital converter with low power track-and-hold mode |
US20070296478A1 (en) * | 2000-06-19 | 2007-12-27 | Silicon Labs Cp Inc. | Integrated circuit package including programmable comparators |
US20070216548A1 (en) * | 2000-06-19 | 2007-09-20 | Silicon Labs Cp Inc. | Integrated circuit package including programmable oscillators |
US20070300046A1 (en) * | 2000-06-19 | 2007-12-27 | Silicon Labs Cp Inc. | System and method for programming integrated circuit package via jtag interface |
US7613901B2 (en) | 2000-06-19 | 2009-11-03 | Silicon Labs Cp, Inc. | Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation |
US7660968B2 (en) | 2000-06-19 | 2010-02-09 | Silicon Labs Cp, Inc. | Reconfigurable interface for coupling functional input/output blocks to limited number of I/O pins |
US7504900B2 (en) | 2000-06-19 | 2009-03-17 | Silicon Labs Cp, Inc. | Integrated circuit package including programmable oscillators |
US20070300047A1 (en) * | 2000-06-19 | 2007-12-27 | Silicon Labs Cp, Inc. | Reconfigurable processor integrated circuit |
US20070103357A1 (en) * | 2000-06-19 | 2007-05-10 | Silicon Labs Cp, Inc. | Analog-to-digital converter with low power track-and-hold mode |
US6570516B1 (en) * | 2001-11-09 | 2003-05-27 | Texas Instruments Incorporated | Multi-output DAC and method using single DAC and multiple s/h circuits |
US20050258995A1 (en) * | 2004-05-21 | 2005-11-24 | Fujitsu Limited | A/D converter, D/A converter and voltage source |
US7116258B2 (en) | 2004-05-21 | 2006-10-03 | Fujitsu Limited | A/D converter, D/A converter and voltage source |
US20060176204A1 (en) * | 2004-05-21 | 2006-08-10 | Fujitsu Limited | A/d converter, d/a converter and voltage source |
US7075463B2 (en) * | 2004-05-21 | 2006-07-11 | Fujitsu Limited | A/D converter, D/A converter and voltage source |
US7295413B2 (en) * | 2004-12-15 | 2007-11-13 | Zippy Technology Corp. | Control circuit of power supply with selectable current-limiting modes |
US20060126247A1 (en) * | 2004-12-15 | 2006-06-15 | Zippy Technology Corp. | Control circuit of power supply with selectable current-limiting modes |
US20060290554A1 (en) * | 2005-03-25 | 2006-12-28 | Hirotomo Ishii | Analog to digital conversion circuit |
US7265701B2 (en) | 2005-03-25 | 2007-09-04 | Kabushiki Kaisha Toshiba | Analog to digital conversion circuit |
US7378854B2 (en) * | 2005-10-28 | 2008-05-27 | Teradyne, Inc. | Dual sine-wave time stamp method and apparatus |
US20070100570A1 (en) * | 2005-10-28 | 2007-05-03 | Teradyne, Inc. | Dual sine-wave time stamp method and apparatus |
US20090091483A1 (en) * | 2007-10-04 | 2009-04-09 | Texas Instruments Incorporated | Flash analog to digital converter (adc) |
US8350737B2 (en) | 2011-01-12 | 2013-01-08 | International Business Machines Corporation | Flash analog to digital converter with method and system for dynamic calibration |
US8390498B2 (en) | 2011-03-16 | 2013-03-05 | Kabushiki Kaisha Toshiba | Comparing circuit and parallel analog-to-digital converter |
Also Published As
Publication number | Publication date |
---|---|
US5861829A (en) | 1999-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE37716E1 (en) | High-speed, low power, medium resolution analog-to-digital converter and method of stabilization | |
US6762708B1 (en) | Method and apparatus for equalizing the digital performance of multiple ADCs | |
US10218377B2 (en) | Gain calibration for ADC with external reference | |
US5534864A (en) | Pipelined analog-to-digital converter | |
US5153592A (en) | 16 bit error-correcting digital-to-analog converter | |
US4947168A (en) | Subranging analog-to-digital converter with calibration | |
US8049654B2 (en) | Digital trimming of SAR ADCs | |
US5451946A (en) | Apparatus and method for producing an analog output signal from a digital input word | |
US20060114138A1 (en) | Method for calibrating a digital-to-analog converter and a digital-to-analog converter | |
US9800258B2 (en) | Circuit for stabilizing a digital-to-analog converter reference voltage | |
US8497790B1 (en) | Gain calibration | |
US8059021B2 (en) | Digital-analog converting apparatus and test apparatus | |
US6563446B1 (en) | Method and apparatus for direct RAM analog-to-digital converter calibration | |
JPH09186591A (en) | Digital compensation type a/d converter | |
US4947172A (en) | Digital-to-analog conversion circuit | |
US5784016A (en) | Self-calibration technique for pipe line A/D converters | |
US6975950B2 (en) | Variable resolution digital calibration | |
CN112751565B (en) | Self-calibration on-chip reference voltage module | |
US20020126033A1 (en) | Analog/digital or digital/analog converter | |
US8421659B2 (en) | Minimum differential non-linearity trim DAC | |
US8223049B2 (en) | Charge injection mechanism for analog-to-digital converters | |
US8253612B2 (en) | Self-calibrating R-2R ladder and method thereof | |
US7633415B2 (en) | System and method for calibrating digital-to-analog convertors | |
CN113810052B (en) | Successive approximation analog-to-digital converter based on capacitance mismatch calibration circuit | |
KR20050117321A (en) | Successive approximation register adc reusing a unit block of adc for implementing high bit resolution |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CAVIUM INTERNATIONAL, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL LTD.;REEL/FRAME:052918/0001 Effective date: 20191231 |
|
AS | Assignment |
Owner name: MARVELL ASIA PTE, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAVIUM INTERNATIONAL;REEL/FRAME:053475/0001 Effective date: 20191231 |