USRE38806E1 - Semiconductor device and method of manufacturing the same - Google Patents

Semiconductor device and method of manufacturing the same Download PDF

Info

Publication number
USRE38806E1
USRE38806E1 US10/428,013 US42801303A USRE38806E US RE38806 E1 USRE38806 E1 US RE38806E1 US 42801303 A US42801303 A US 42801303A US RE38806 E USRE38806 E US RE38806E
Authority
US
United States
Prior art keywords
semiconductor chip
wire
wiring layer
semiconductor
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/428,013
Inventor
Yasuki Fukui
Yoshiki Sota
Yuji Matsune
Atsuya Narai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Katana Silicon Technologies LLC
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=11605151&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=USRE38806(E1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to US10/428,013 priority Critical patent/USRE38806E1/en
Application granted granted Critical
Publication of USRE38806E1 publication Critical patent/USRE38806E1/en
Assigned to KATANA SILICON TECHNOLOGIES LLC reassignment KATANA SILICON TECHNOLOGIES LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHARP CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48499—Material of the auxiliary connecting means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4945—Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H01L2224/7825—Means for applying energy, e.g. heating means
    • H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301—Capillary
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85191—Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586—Housing with external bump or bump-like connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78—Apparatus for connecting with wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15182—Fan-in arrangement of the internal vias
    • H01L2924/15184—Fan-in arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present invention relates to a semiconductor device and a method of manufacturing the same, and more particularly relates to a semiconductor device having a structure substantially miniaturized to a chip size, i.e., a CSP (Chip Size Package) structure, and a method of manufacturing such a semiconductor device.
  • a CSP Chip Size Package
  • Miniaturization of a semiconductor device is in progress so as to achieve a high-density semiconductor device for use on a printed circuit board. Recently, a semiconductor device substantially miniaturized to a chip size has been developed.
  • the structure of such a miniaturized semiconductor device is called a CSP structure.
  • Japanese Publication of Unexamined Patent Application No. 121002/1997 discloses a semiconductor device having the CSP structure shown in FIG. 13 (a).
  • This semiconductor device includes a semiconductor chip 42 disposed with its circuit formed surface facing up, and wires 43 for electrically connecting the semiconductor chip 42 to a wiring pattern 47 .
  • the above publication discloses another semiconductor device having the CSP structure shown in FIG. 13 (b).
  • This semiconductor device includes a semiconductor chip 64 disposed with its circuit formed surface facing down, and a bump electrode 70 for electrically connecting the semiconductor chip 64 to a wiring pattern 66 .
  • FIG. 13 (a) 41 is a wiring component, 42 is a semiconductor chip, 43 is a wire, 44 is a resin sealing member, 45 is a throughhole, 46 is a substrate, 47 is a wiring pattern, 48 is an insulating material, 49 is an external connection-use terminal, 50 is an external connection area, 51 is an electrode, 52 is a window opening section, and 53 is an inner connection area.
  • 61 is a throughhole
  • 62 is a wiring component
  • 63 is an electrode
  • 64 is a semiconductor chip
  • 65 is a resin sealing member
  • 66 is a wiring pattern
  • 67 is an inner connection area
  • 68 is an external connection area
  • 69 is an external connection-use terminal
  • 70 is a bump electrode.
  • a plurality of semiconductor chips are mounted in a package so as to increase the added value and capacity of memory, etc.
  • a multi-chip module is provided with a plurality of semiconductor chips arranged parallel to each other in a package.
  • such an arrangement makes it impossible to produce a package smaller than the total area of the semiconductor chips to be mounted.
  • a stacked package including a plurality of semiconductor chips laminated in a package to achieve a high packaging density is disclosed in Japanese Publication of Unexamined Patent Application No. 90486/1993 (Tokukaibei 5-90486).
  • the semiconductor devices disclosed in the above publication are each packaged in ceramic packages and arranged in the following manner.
  • a pair of semiconductor chips are adhered to each other with their back surfaces where a circuit is not formed facing each other, and are mounted on another pair of semiconductor chips via metal bumps.
  • a pair of semiconductor chips are adhered to each other with the circuit formed surface of one semiconductor chip facing the back surface of the other semiconductor chip.
  • the above-mentioned stacked package is a small high-density semiconductor device.
  • a semiconductor device smaller than such a stacked package has been required.
  • a semiconductor device having a CSP structure as well as a stacked package structure is required to be produced.
  • an adhesive agent (paste) potting method and a method using a thermo-compression sheet are utilized for bonding the semiconductor chip to the substrate, and for bonding the laminated semiconductor chips to each other.
  • thermo-compression sheet requires the steps of placing members at the right locations. Specifically, a thermo-compression sheet having the same size as the semiconductor chip 82 must be placed accurately at a specific location on the semiconductor chip 81 . In addition, the semiconductor chip 82 must be bonded to the thermo-compression sheet so as to be located exactly on the top of the thermo-compression sheet.
  • 85 is an insulating sheet
  • 86 is a metal bump
  • 91 is an adhesive sheet.
  • An object of the present invention is to provide a further-miniaturized semiconductor device having a stacked package structure as well as a CSP structure.
  • a semiconductor device in accordance with the present invention has a stacked package structure and a chip size package structure and is characterized in including:
  • the first semiconductor chip and the second semiconductor chip are each wire-bonded to the electrode section provided on the wiring layer with the wires, and the second insulating adhesion layer is used for affixing the second semiconductor chip to the first semiconductor chip.
  • This structure eliminates the need for wire-bonding the first and second semiconductor chips to points on the wiring layer, far from the side surfaces of the first and second semiconductor chips, considering a situation in which the excessively applied adhesive agent overflows the space between the first and second semiconductor chips. Therefore, a miniaturized, high-density semiconductor device can be realized.
  • thermo-compression sheet when mounting the first or second semiconductor chip at a desired location, accurate positioning is required twice, i.e., positioning the thermo-compression sheet, etc., and positioning the first or second semiconductor chip on the thermo-compression sheet.
  • first and second insulating adhesion layers according to the present invention are in advance disposed on the back surfaces of the first and second semiconductor chips, respectively. Therefore, the first or second semiconductor chip can be mounted at a desired location by accurately positioning it once. It is thus possible to miniaturize the semiconductor device without complicating its manufacturing process.
  • a semiconductor device in accordance with the present invention can be arranged to include:
  • the first semiconductor chip is connected to the wiring layer through the metal bump
  • the second semiconductor chip is wire-bonded to the electrode sections on the wiring layer with wires
  • the back surfaces of the first and second semiconductor chips are adhered to each other by the insulating layer.
  • thermo-compression sheet when mounting the second semiconductor chip on the first semiconductor chip, accurate positioning is required twice in a conventional manufacturing method, i.e., positioning the thermo-compression sheet on the first semiconductor chip, and positioning the second semiconductor chip on the thermo-compression sheet.
  • the insulating adhesion layer according to the present invention are disposed on the back surface of the second semiconductor chip in advance. Therefore, the second semiconductor chip can be mounted at a desired location on the first semiconductor chip by accurately positioning it once. It is thus possible to miniaturize the semiconductor chip without complicating its manufacturing process.
  • a method of manufacturing a semiconductor device in accordance with the present invention includes the steps of:
  • the first or second semiconductor chip since the first or second semiconductor chip has the first or second insulating adhesion layer adhered to its back surface in advance when being in the wafer state, the first or second semiconductor chip can be mounted at a desired location without the step of accurately positioning the first or second insulating adhesion layer on the first or second semiconductor chip. It is thus possible to simplify the process of manufacturing the semiconductor chip.
  • the adhesive agent does not overflow the space between the first and second semiconductor chips, the first and second semiconductor chips can be wire-bonded to the wiring layer at a location closer to the edges of the first and second semiconductor chips. It is thus possible to realize a miniaturized, high-density semiconductor device.
  • a method of manufacturing a semiconductor device in accordance with the present invention including the steps of:
  • the second semiconductor chip since the second semiconductor chip has the insulating adhesion layer adhered to its back surface in advance when being in the wafer state, the second semiconductor chip can be mounted at a desired location without the step of accurately positioning the insulating adhesion layer on the second semiconductor chip. It is thus possible to simplify the process of manufacturing the semiconductor chip.
  • the adhesive agent does not overflow the space between the first and second semiconductor chips
  • the second semiconductor chip can be wire-bonded to the wiring layer at a location closer to the edges of the first and second semiconductor chips. It is thus possible to realize a miniaturized, high-density semiconductor device.
  • FIG. 1 is a cross-sectional view of a semiconductor device in accordance with the first embodiment of the present invention.
  • FIG. 2 (a) is a plan view of a circuit board before being cut
  • FIG. 2 (b) is a partially enlarged view of the circuit board shown in FIG. 2 (a).
  • FIG. 3 (a) is an explanatory view showing an arrangement of ball-like external connection-use terminals
  • FIG. 3 (b) is an explanatory view showing an arrangement of trapezoidal external connection-use terminals.
  • FIG. 4 is an explanatory view showing how laminated semiconductor chips are each wire-bonded to the circuit board.
  • FIGS. 5 (a) to 5 (g) show one example of a process of manufacturing the semiconductor device.
  • FIG. 6 (a) is a partially enlarged view of the circuit board including a wiring layer disposed on one surface of an insulating substrate
  • FIG. 6 (b) is a partially enlarged view of a circuit board including a wiring layer disposed on each surface of the insulating substrate.
  • FIG. 7 (a) is an explanatory view showing a wiring state when two laminated semiconductor chips are connected to the same electrode section
  • FIG. 7 (b) is an explanatory view showing another state that the two laminated semiconductor chips are connected to the same electrode section.
  • FIG. 8 (a) is an explanatory view showing a wiring state that the two laminated semiconductor chips are connected to different electrode sections
  • FIG. 8 (b) is an explanatory view showing another wiring state that the two laminated semiconductor chips are connected to different electrode sections.
  • FIG. 9 (a) is an explanatory view showing one example of an arrangement of dummy pads formed on a first semiconductor chip
  • FIG. 9 (b) is an explanatory view showing another example of the arrangement of the dummy pads disposed on the first semiconductor chip.
  • FIG. 10 is a cross-sectional view of a semiconductor device in accordance with the second embodiment of the present invention.
  • FIGS. 11 (a) to 11 (g) show one example of a process for manufacturing the semiconductor device.
  • FIG. 12 (a) is a perspective view showing that a second semiconductor chip in the semiconductor device in accordance with the first embodiment or the second embodiment protrudes from a first semiconductor chip
  • FIG. 12 (b) is a perspective view showing that the second semiconductor chip is reinforced.
  • FIG. 13 (a) is a cross-sectional view showing a semiconductor device having a CSP structure manufactured by a conventional wire bonding method
  • FIG. 13 (b) is a cross-sectional view showing a semiconductor device having a CSP structure manufactured by a conventional face-down bonding method.
  • FIGS. 14 (a) and 14 (b) are cross-sectional views of conventional semiconductor devices having a stacked package structure.
  • FIG. 15 is a cross-sectional view of the semiconductor device shown in FIG. 14 (a) during manufacturing.
  • a first semiconductor chip 1 and a second semiconductor chip 2 are laminated in this order on a circuit board 5 including an insulating substrate 3 and a wiring layer 4 mounted on the insulating substrate 3 .
  • the surface (front surface) on which an element is formed is hereinafter referred to as a “circuit formed surface”, and the surface opposite thereto is referred to as a “back surface”.
  • the semiconductor chip 1 is disposed with its back surface facing the insulating substrate 3 .
  • the second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1 through a thermo-compression sheet (adhesion layer) 6 so that its back surface is adhered to the thermo-compression sheet 6 .
  • the semiconductor device in accordance with the present embodiment is arranged so that the second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1 .
  • the second semiconductor chip 2 on the top of the first semiconductor chip 1 does not influence (interfere with) electrode pads of the first semiconductor chip 1 .
  • the circuit formed surface of the first semiconductor chip 1 is in advance coated with an insulating-resin, etc. Namely, the coating is applied to the circuit formed surface of the first semiconductor chip 1 by a spin coating method, etc. when the first semiconductor chip 1 is in a wafer state before subjected to dicing. In this case, the coating material on the electrode pads (not shown) disposed on the circuit formed surface of the first semiconductor chip 1 is removed.
  • the first semiconductor chip 1 and the second semiconductor chip 2 are each connected (wire-bonded) to electrode sections of the wiring layer 4 on the insulating substrate 3 with wires 7 .
  • the first semiconductor chip 1 , the second semiconductor chip 2 and the wires 7 , arranged as above, are covered by a sealing resin 8 .
  • the insulating substrate 3 includes via holes 9 at the locations corresponding to below-described land sections 12 constituting the wiring layer 4 .
  • Ball-like packaging-use external terminals 10 are connected in an area-array-like arrangement to the land sections 12 through the via holes 9 from the side of the insulating substrate 3 , on which side the first semiconductor chip 1 and the second semiconductor chip 2 are not formed.
  • FIG. 2 (a) is a plan view of the circuit board 5 before being cut in the process of manufacturing the semiconductor device.
  • four guide holes 11 are formed in both side sections of the insulating substrate 3 (the upper part and the lower part of the insulating substrate 3 in FIG. 2 (a)) of the circuit board 5 before being cut.
  • the guide holes 11 a formed in one of the side section and the guide holes 11 b formed in the other side section have different shapes. These guide holes 11 are used for transporting the semiconductor device during its manufacturing process.
  • the material of the insulating substrate 3 is not particularly limited, and a resin substrate or a film having excellent heat resistance is acceptable.
  • the insulating material 3 may be a resin substrate, etc. made of, for example, polyimide, epoxy resin containing glass fiber, bismaleid triazine (BT) resin, polyester, polyamide, fluororesin, ceramic, and polyester containing glass fiber.
  • BT bismaleid triazine
  • Polyimide is the most preferable of the above materials.
  • FIG. 2 (b) is a partially enlarged view of the circuit board 5 shown in FIG. 2 (a), showing the structure of the wiring layer 4 .
  • the wiring layer 4 includes the land sections 12 , electrode sections 13 , and wiring sections 14 , disposed on the insulating substrate 3 .
  • Each of the wiring sections 14 connects the land section 12 to the electrode section 13 .
  • the electrode sections 13 are formed on both ends of the wiring layer 4 (the left part and the right part of the wiring layer 4 in FIG. 2 (b)). As explained in detail later, each of the electrode section 13 is connected to the first semiconductor chip 1 or the second semiconductor chip 2 by the wire 7 . Therefore, the electrode sections 13 are located outside the area of the wiring layer 4 , where the first semiconductor chip 1 and the second semiconductor chip 2 are mounted.
  • the land section 12 is a packaging-use external terminal forming section for connecting the packaging-use external terminal 10 and the wiring layer 4 through the via hole 9 of the insulating substrate 3 .
  • the first semiconductor chip 1 can be completely insulated from the wiring layer 4 by, for example, providing a sheet of an insulating resin on an area of the wiring layer 4 where the first semiconductor chip 1 is to be mounted or applying an insulating resin coating to the area of the wiring layer 4 .
  • the wiring layer 4 is made of copper (Cu), aluminum (Al), gold (Au), nickel (Ni), and other materials. Cu is particularly preferable because it is less costly.
  • Methods of forming the wiring layer 4 on the insulating substrate 3 include a vapor deposition method and a plating method. In order to pattern the wiring layer 4 to form a desired pattern, a conventional photolithography method can be utilized.
  • FIG. 3 (a) is a view seen from the back side of the semiconductor device shown in FIG. 1 , i.e., the side where the packaging-use external terminals 10 are disposed.
  • ball-like packaging-use external terminals 10 are disposed in an area-array-like arrangement, and connected to the land sections 12 provided on the wiring layer 4 .
  • the packaging-use external terminals 10 are not limited to a ball-like shape, and may have a trapezoidal shape as shown in FIG. 3 (b).
  • Each of the wires 7 is used for connecting the electrode pad disposed on the first semiconductor chip 1 or the second semiconductor chip 2 to the electrode section 13 of the wiring layer 4 .
  • a gold ball provided on only one end of the wire is in contact with the electrode pad of the first semiconductor chip or the second semiconductor chip, and the other end of the wire is connected to the electrode section of the wiring layer on the insulating substrate.
  • the gold ball can be provided on only one end of the wire.
  • the gold ball is brought into contact with the electrode pad by imposing a load lighter than the load applied in connecting, by thermo-compression bonding, the wire to the electrode section of the wiring layer on the insulating substrate. This is because connecting the wires to the semiconductor chips by thermo-compression bonding, i.e., by application of a heavy load, increases the possibility of damaging the semiconductor chips.
  • the above conventional arrangement has the following problem. Namely, the wires, especially those connected to the second semiconductor chip, are connected to the electrode sections of the wiring layer provided on the circuit board at a small angle with respect to the circuit board. Therefore, the wire is connected to the circuit board, far from the end of the first semiconductor chip.
  • the first semiconductor chip 1 and the second semiconductor chip 2 are each wire-bonded to the circuit board 5 as shown in FIG. 4 .
  • the first semiconductor chip 1 and the circuit board 5 are wire-bonded in the same manner as the conventional semiconductor device.
  • the wire 7 is connected to the circuit board 5 with a gold ball 7 a provided on one end of the wire 7 .
  • the other end of the wire 7 is connected, by thermo-compression boding, to a gold bump 16 formed on the electrode pad of the second semiconductor chip 2 in advance so as to connect the second semiconductor chip 2 to the circuit board 5 .
  • the wire 7 connected to the second semiconductor chip 2 is connected to the circuit board 5 at an angle closer to 90° with respect to the circuit board 5 . Therefore, the wire 7 is connected to the circuit board 5 at a closer location to the end of the first semiconductor chip 1 , thereby enabling further miniaturization of the semiconductor device in accordance with the present embodiment.
  • the wire 7 is connected to the gold bump 16 by thermo-compression bonding by a load nearly equal to the load applied when connecting the wire 7 to the electrode section of the wiring layer 4 on the insulating substrate 3 by thermo-compression bonding.
  • the stress applied to the second semiconductor chip 2 can be lowered. It is thus possible to reduce the possibility that the second semiconductor chip 2 is damaged by a heavy load applied thereto.
  • the gold bump 16 is formed by connecting a gold ball, provided on the end of the wire by the conventional method, to the electrode pad on the second semiconductor chip 2 , and then cutting the wire 7 . Thereafter, by making the upper surface of the gold bump 16 flat with a stamping jig, the wire 7 can be surely affixed to the gold bump 16 by thermo-compression bonding.
  • first semiconductor chip 1 and the circuit board 5 can be wire-bonded to each other in the same manner as the above-mentioned wire-bonding of the second semiconductor chip 2 and the circuit board 5 .
  • the first semiconductor chip 1 is mounted on the circuit board 5 (see FIG. 5 (a)).
  • the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer.
  • the wafer is cut to produce separate pieces of first semiconductor chips 1 .
  • the first semiconductor chip 1 is mounted on the circuit board 5 at a location inside a mount location recognition-use mark 15 provided on the circuit board 5 .
  • an insulating paste made of epoxy resins, etc. may be applied onto the circuit board 5 before the first semiconductor chip 1 is mounted on the circuit board 5 .
  • the second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1 (see FIG. 5 (b)).
  • the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer, and then the wafer is cut to produce separate pieces of second semiconductor chips 2 .
  • the second semiconductor chip 2 is accurately positioned at a specific location on the circuit formed surface of the first semiconductor chip 1 .
  • thermo-compression sheet 6 By affixing the thermo-compression sheet 6 to the back surface of the second semiconductor chip 2 in advance, accurate positioning is necessary only when mounting the second semiconductor chip 2 on the first semiconductor chip 1 . Therefore, since one step requiring accurate positioning is omitted in the process for manufacturing the semiconductor device in accordance with the present embodiment, this manufacturing process is simplified compared with the conventional process in which the thermo-compression sheet 6 is disposed on the circuit formed surface of the first semiconductor chip 1 , and then the second semiconductor chip 2 is adhered to the thermo-compression sheet 6 .
  • each of the electrode pads (not shown) disposed on the first semiconductor chip 1 and the second semiconductor chip 2 is connected, with the wire 7 made of Au, to the electrode section 13 formed in the wiring layer 4 on the circuit board 5 . More specifically, the first semiconductor chip 1 and the wiring layer 4 are first electrically connected to each other (see FIG. 5 (c)), and then the second semiconductor chip 2 and the wiring layer 4 are electrically connected to each other (see FIG. 5 (d)).
  • the first semiconductor chip 1 and the second semiconductor chip 2 are each electrically connected to the wiring layer 4 in the above order, it is possible to avoid such a problem that the wire 7 for connecting the first semiconductor chip 1 to the circuit board 5 and the wire 7 for connecting the second semiconductor chip 2 to the circuit board 5 across each other, and prevent connection of the first semiconductor chip 1 to the circuit board 5 .
  • each of the packaging-use external terminals 10 is disposed on the location where the via hole 9 is provided on the insulating substrate 3 on the circuit board 5 (see FIG. 5 (f)).
  • positioning the packaging-use external terminal 10 is performed in such a manner that a solder ball is temporarily fixed to each via hole 9 , heated in a reflow furnace, and then joined to the land section 12 .
  • Methods of temporarily fixing the solder ball to the via hole 9 include a method in which the solder ball is affixed to the via hole 9 after applying a flux to the via hole 9 , and a method in which the solder ball is affixed to the via hole 9 after adhering the flux to the solder ball.
  • a plurality of semiconductor devices produced on the circuit board 5 are divided into pieces of semiconductor devices (see FIG. 5 (d)) by cutting the insulating substrate 3 along its unnecessary part, i.e., along the outer edge of the sealing resin 8 of each semiconductor device.
  • Methods of cutting the insulating substrate 3 include a punching method using die, and an eximer laser cutting method.
  • the semiconductor device in accordance with the present embodiment includes the wiring layer 4 on only one of the surfaces of the insulating substrate 3 .
  • the wiring layer 4 can be provided on both surfaces of the insulating substrate 3 as shown in FIG. 6 (b).
  • the wiring layers 4 on the respective surfaces are electrically connected to each other through the plated via holes 9 as shown in FIG. 6 (b).
  • the wiring layer 4 on the side of the insulating substrate 3 the side where the first semiconductor chip 1 is not mounted, the area where the packaging-use external terminals 10 are not to be formed are covered with a solder resist 20 , etc.
  • the packaging-use external terminals 10 are arranged in an area-array-like pattern.
  • the wires 7 can be arranged as below.
  • FIGS. 7 (a) and 7 (b) When connecting the first semiconductor chip 1 and the second semiconductor chip 2 to the same electrode section 13 of the wiring layer 4 , two arrangements shown in FIGS. 7 (a) and 7 (b) are acceptable.
  • the electrode section 13 of the wiring layer 4 to which two wires 7 are connected, is arranged to have two parts.
  • an electrode pad 17 a of the first semiconductor chip 1 is connected to an electrode pad 17 b of the second semiconductor chip 2 with the wire 7
  • the electrode pad 17 a is connected to the electrode section 13 of the wiring layer 4 with the wire 7 , thereby connecting each of the electrode pads 17 a and 17 b to the electrode section 13 .
  • FIGS. 8 (a) and 8 (b) When connecting the first semiconductor chip 1 and the second semiconductor chip 2 to different electrode sections 13 of the wiring layer 4 , two arrangements shown in FIGS. 8 (a) and 8 (b) are acceptable.
  • the electrode pad 17 a of the first semiconductor chip 1 and the electrode pad 17 b of the second semiconductor chip 2 are each connected directly to the electrode section 13 of the wiring layer 4 with the wire 7 .
  • dummy pads 18 are provided on the first semiconductor chip 1 , and the electrode pad 17 b disposed on the second semiconductor chip 2 is connected to the electrode section 13 of the wiring layer 4 via the dummy pad 18 .
  • This arrangement shown in FIG. 8 (b) is more preferable because the overhanging part of the wire 7 is shorter than that in the arrangement shown in FIG. 8 (a).
  • FIGS. 9 (a) and 9 (b) show examples of the arrangement of the dummy pads 18 provided on the first semiconductor chip 1 .
  • a semiconductor device in accordance with the present embodiment is arranged as shown in FIG. 10 .
  • a first semiconductor chip 21 is mounted on a circuit board 5 with its circuit formed surface facing the circuit board 5 , i.e., facing down.
  • the circuit board 5 includes an insulating substrate 3 , and a wiring layer 4 formed on the insulating substrate 3 .
  • a second semiconductor chip 22 is mounted on the back surface of the first semiconductor chip 21 through a thermo-compression sheet 6 .
  • the back surface of the second semiconductor chip 22 faces the first semiconductor chip 21 . Namely, the back surfaces of the first semiconductor chip 21 and the second semiconductor chip 22 are adhered to each other through the thermo-compression sheet 6 .
  • the thermo-compression sheet 6 is provided as an adhesion layer for holding the second semiconductor chip 22 on the first semiconductor chip 21 .
  • the first semiconductor chip 21 is electrically connected to first electrode sections (not shown) provided in the wiring layer 4 through metal bumps 23 .
  • the first electrode sections are disposed inside an area of the wiring layer 4 , where the first semiconductor chip 21 is mounted.
  • the second semiconductor chip 22 is electrically connected to second electrode sections (not shown) provided in the wiring layer 4 with wires 7 . Since the second electrode sections are used for wire-bonding the second semiconductor chip 22 to the wiring layer 4 , they are disposed outside the area of the wiring layer 4 , where the first semiconductor chip 21 and the second semiconductor chip 22 are mounted.
  • a resin sheet 24 is provided between the first semiconductor chip 21 and the wiring layer 4 .
  • the resin sheet 24 is formed by extending a resin sheet used in the step of connecting the first semiconductor chip 21 to the wiring layer 4 through the metal bumps 23 .
  • the metal bumps 23 are preferably made of Au which is easily alloyed with Al. With this arrangement, the metal bumps 23 can be more firmly affixed to the electrode pads.
  • the material for forming the resin sheet 24 may be a thermoplastic resin or a thermosetting resin.
  • the thermoplastic resin is more favorable than the thermosetting resin because the resin sheet 24 is used for the following purpose. Namely, it is used so that the resin extends by heat applied in connecting the first semiconductor chip 21 to the wiring layer 4 with the metal bumps 23 , covers the metal bumps 23 as junctions, and prevents degradation of the junctions caused by shock, etc.
  • the resin sheet 24 can be a three-layer resin sheet including a layer of a light blocking material such as metallic foil. With this arrangement, it is possible to prevent a malfunction of the first semiconductor chip 21 due to a light incident from the surface where the packaging-use external terminals 10 are mounted passing through the semiconductor device. In this case, the size of the metallic foil must be such that the metallic foil is out of contact with the metal bumps 23 .
  • the semiconductor device in accordance with the present embodiment uses the resin sheet 24 , the following arrangement is also acceptable. Namely, the semiconductor chip 21 is mounted without using the resin sheet 24 , and then the space produced at a junction of the first semiconductor chip 21 and the wiring layer 4 is filled with a liquid resin, etc., thereby covering the metal bumps 23 as the junctions.
  • FIGS. 11 (a) to 11 (g) the following descriptions will explain the process (including steps (1) to (7)) for manufacturing the semiconductor device in accordance with the present embodiment.
  • each of the metal bumps 23 is disposed on the first electrode section provided in the wiring layer 4 on the circuit board 5 .
  • the resin sheet 24 is disposed on the circuit board 5 at the location where the first semiconductor chip 21 and the second semiconductor chip 22 are to be mounted.
  • the first semiconductor chip 21 is connected to the wiring layer 4 on the circuit board 5 by a flip chip method in a face-down mode (see FIG. 11 (b)).
  • the second semiconductor chip 22 is mounted on the back surface of the first semiconductor chip 21 (see FIG. 11 (c)).
  • the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer, and then the wafer is cut to produce chips, i.e., separate pieces of second semiconductor chips 22 .
  • the second semiconductor chip 22 is accurately positioned at a specific location on the circuit formed surface of the first semiconductor chip 21 .
  • the process for manufacturing the semiconductor device in accordance with the present embodiment is simplified by adhering the thermo-compression sheet 6 to the back surface of the second semiconductor chip 22 in advance.
  • the second semiconductor chip 22 is electrically connected to the wiring layer 4 on the circuit board 5 (see FIG. 11 (d)). more specifically, each of the electrode pads disposed on the circuit formed surface of the second semiconductor chip 22 is connected to the second electrode section of the wiring layer 4 with the wire 7 .
  • the method of forming the sealing resin 8 is similar to that described in the first embodiment.
  • each of the packaging-use external terminals 10 is disposed at a location of a via hole 9 formed in the insulating substrate 3 of the circuit board 5 (see FIG. 11 (f)).
  • a plurality of semiconductor devices produced on the circuit board 5 are divided into pieces of semiconductor devices by cutting the insulating substrate 3 along the unnecessary part of the insulating substrate 3 of the circuit board 5 , i.e., along the outer edge of the sealing resin 8 of each semiconductor device unnecessary parts (see FIG. 11 (d)).
  • the methods of cutting the insulating substrate 3 including a punching method using a die, and an eximer laser method.
  • the second semiconductor chips 2 ( 22 ) when mounting the second semiconductor chips 2 ( 22 ) on the first semiconductor chips 1 ( 21 ), if the first semiconductor chips 1 ( 21 ) and the second semiconductor chips 2 ( 22 ) have different shapes, the second semiconductor chips 2 ( 22 ) may protrude from the first semiconductor chips 1 ( 21 ) as shown in FIG. 12 (a). In this case, since the protruded part of the second semiconductor chip 2 ( 22 ) is of low strength, the second semiconductor chip 2 ( 22 ) may be possibly destroyed by shock produced when, for example, wire-bonding the electrode pads 17 b of the second semiconductor chip 2 ( 22 ) to the wiring layer 4 .
  • a support member 19 having the same height and the same shape as the first semiconductor device 1 ( 21 ) is fixed under the protruded part of the second semiconductor chip 2 ( 22 ).
  • the support member 19 is preferably made of Silicon (Si) in order to reduce generation of stress, etc. against a heat load applied during and after manufacturing the semiconductor device with the CSP structure.
  • the support member 19 has the same coefficient of linear expansion as the second semiconductor chip 2 ( 22 ).
  • the above-mentioned semiconductor devices in accordance with Embodiments 1 and 2 include two laminated semiconductor chips.
  • the present invention can be arranged to include three or more laminated semiconductor chips.
  • the third semiconductor chip can be mounted on the top of the two semiconductor chips with its circuit formed surface facing up and wire-bonded to the wiring layer 4 .
  • the third semiconductor chip can be mounted on the top of the two semiconductor chips with its circuit formed surface facing down through metal bumps by providing electrode pads for disposing the metal bumps on the circuit formed surface of the second semiconductor chip 2 ( 22 ).

Abstract

A first semiconductor chip is produced by affixing a thermo-compression sheet to the back surface of a wafer having a circuit formed on its front surface. The first semiconductor chip is mounted on a circuit board including an insulating substrate and a wiring layer provided on the insulating substrate so that the back surface of the first semiconductor chip faces the circuit board. A second semiconductor chip produced in the same manner as the first semiconductor chip is mounted on the first semiconductor chip with its back surface facing the first semiconductor chip. Each of the first and second semiconductor chips is wire-bonded to the wiring layer with a wire. The first and second semiconductor chips and the wire are sealed with a sealing resin. The wiring layer is connected to external connection terminals through via holes provided in the insulating substrate.

Description

This is a continuation of application Ser. No. 09/223,272, filed Dec. 30, 1998, now U.S. Pat. No. 6,100,594, the entire content of which is hereby incorporated by reference in this application.
FIELD OF THE INVENTION
The present invention relates to a semiconductor device and a method of manufacturing the same, and more particularly relates to a semiconductor device having a structure substantially miniaturized to a chip size, i.e., a CSP (Chip Size Package) structure, and a method of manufacturing such a semiconductor device.
BACKGROUND OF THE INVENTION
Miniaturization of a semiconductor device is in progress so as to achieve a high-density semiconductor device for use on a printed circuit board. Recently, a semiconductor device substantially miniaturized to a chip size has been developed. The structure of such a miniaturized semiconductor device is called a CSP structure. Japanese Publication of Unexamined Patent Application No. 121002/1997 (Tokukaihei 9-121002) discloses a semiconductor device having the CSP structure shown in FIG. 13(a). This semiconductor device includes a semiconductor chip 42 disposed with its circuit formed surface facing up, and wires 43 for electrically connecting the semiconductor chip 42 to a wiring pattern 47. The above publication discloses another semiconductor device having the CSP structure shown in FIG. 13(b). This semiconductor device includes a semiconductor chip 64 disposed with its circuit formed surface facing down, and a bump electrode 70 for electrically connecting the semiconductor chip 64 to a wiring pattern 66.
In FIG. 13(a), 41 is a wiring component, 42 is a semiconductor chip, 43 is a wire, 44 is a resin sealing member, 45 is a throughhole, 46 is a substrate, 47 is a wiring pattern, 48 is an insulating material, 49 is an external connection-use terminal, 50 is an external connection area, 51 is an electrode, 52 is a window opening section, and 53 is an inner connection area. In FIG. 13(b), 61 is a throughhole, 62 is a wiring component, 63 is an electrode, 64 is a semiconductor chip, 65 is a resin sealing member, 66 is a wiring pattern, 67 is an inner connection area, 68 is an external connection area, 69 is an external connection-use terminal, and 70 is a bump electrode.
In some devices such as portable devices, a plurality of semiconductor chips are mounted in a package so as to increase the added value and capacity of memory, etc. For example, a multi-chip module is provided with a plurality of semiconductor chips arranged parallel to each other in a package. However, such an arrangement makes it impossible to produce a package smaller than the total area of the semiconductor chips to be mounted. In order to solve the problem, a stacked package including a plurality of semiconductor chips laminated in a package to achieve a high packaging density is disclosed in Japanese Publication of Unexamined Patent Application No. 90486/1993 (Tokukaibei 5-90486).
Specifically, the semiconductor devices disclosed in the above publication are each packaged in ceramic packages and arranged in the following manner. In one of the semiconductor devices, a pair of semiconductor chips are adhered to each other with their back surfaces where a circuit is not formed facing each other, and are mounted on another pair of semiconductor chips via metal bumps. In the other semiconductor device, a pair of semiconductor chips are adhered to each other with the circuit formed surface of one semiconductor chip facing the back surface of the other semiconductor chip.
The above-mentioned stacked package is a small high-density semiconductor device. However, a semiconductor device smaller than such a stacked package has been required. For that reason, a semiconductor device having a CSP structure as well as a stacked package structure is required to be produced.
In a semiconductor device having a CSP structure where the semiconductor chips are laminated, an adhesive agent (paste) potting method and a method using a thermo-compression sheet are utilized for bonding the semiconductor chip to the substrate, and for bonding the laminated semiconductor chips to each other.
In the potting method, if the amount of the adhesive agent is excessive, a large amount of adhesive agent spreads beyond the outer edge of the semiconductor chip. For example, as shown in FIG. 14(a), when bonding semiconductor chips 81 and 82 to each other with their back surfaces facing each other, an adhesive agent 87 between the semiconductor chips 81 and 82 overflows. In addition, as shown in FIG. 15, in the step of wire-bonding the semiconductor chip 82 disposed on the top to an electrode section of a wiring layer 84 (before a sealing resin 89 and packaging-use external terminals 90 are formed), wiring on an insulating substrate 83 must be provided far from the side surfaces of the semiconductor chips 81 and 82 so as to keep the overflown adhesive agent 87a from coming into contact with a jig 92 of a wire bonder. Such an arrangement causes the package size to be increased in the end. Furthermore, as shown in FIG. 14(b), when bonding the back surface of the semiconductor chip 82 to the circuit formed surface of the semiconductor chip 81, the overflown adhesive agent 87a may stick to an electrode pad provided on the semiconductor chip 81.
On the other hand, if the amount of the adhesive agent is too small, a gap is produced between the semiconductor chips 81 and 82. This gap cannot be filled with the sealing resin 89, thereby causing problems such as separation of the semiconductor chip 82 from the semiconductor chip 81.
The method using a thermo-compression sheet requires the steps of placing members at the right locations. Specifically, a thermo-compression sheet having the same size as the semiconductor chip 82 must be placed accurately at a specific location on the semiconductor chip 81. In addition, the semiconductor chip 82 must be bonded to the thermo-compression sheet so as to be located exactly on the top of the thermo-compression sheet.
In FIGS. 14(a) and 14(b), 85 is an insulating sheet, 86 is a metal bump, and 91 is an adhesive sheet.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a further-miniaturized semiconductor device having a stacked package structure as well as a CSP structure.
In order to achieve the above object, a semiconductor device in accordance with the present invention has a stacked package structure and a chip size package structure and is characterized in including:
    • an insulating substrate including a wiring layer having electrode sections;
    • a first semiconductor chip having a first insulating adhesion layer adhered to its back surface where a circuit is not formed, the first semiconductor chip being mounted on the wiring layer through the first insulating adhesion layer; and
    • a second semiconductor chip having a second insulating adhesion layer adhered to its back surface where a circuit is not formed, the second semiconductor chip being mounted on a circuit-formed front surface of the first semiconductor chip through the second insulating adhesion layer;
    • each of the first and second semiconductor chips being wire-bonded to the electrode section with a wire, the first and second semiconductor chips and the wire being sealed with a resin.
In the above structure, the first semiconductor chip and the second semiconductor chip are each wire-bonded to the electrode section provided on the wiring layer with the wires, and the second insulating adhesion layer is used for affixing the second semiconductor chip to the first semiconductor chip. This structure eliminates the need for wire-bonding the first and second semiconductor chips to points on the wiring layer, far from the side surfaces of the first and second semiconductor chips, considering a situation in which the excessively applied adhesive agent overflows the space between the first and second semiconductor chips. Therefore, a miniaturized, high-density semiconductor device can be realized.
Furthermore, in the case of using a thermo-compression sheet, when mounting the first or second semiconductor chip at a desired location, accurate positioning is required twice, i.e., positioning the thermo-compression sheet, etc., and positioning the first or second semiconductor chip on the thermo-compression sheet. In contrast, the first and second insulating adhesion layers according to the present invention are in advance disposed on the back surfaces of the first and second semiconductor chips, respectively. Therefore, the first or second semiconductor chip can be mounted at a desired location by accurately positioning it once. It is thus possible to miniaturize the semiconductor device without complicating its manufacturing process.
A semiconductor device in accordance with the present invention can be arranged to include:
    • an insulating substrate including a wiring layer having electrode sections;
    • a first semiconductor chip having a circuit formed on its front surface and an insulating adhesion layer adhered to its back surface;
    • a metal bump, disposed between the first semiconductor chip and the wiring layer, for bump-bonding the front surface of the first semiconductor chip to the wiring layer so that the front surface faces the wiring layer; and
    • a second semiconductor chip whose back surface where a circuit is not formed is mounted on the back surface of the first semiconductor chip through the insulating adhesion layer;
    • the second semiconductor chip being wire-bonded to the electrode section of the wiring layer with a wire, the first and second semiconductor chips and the wire being sealed with a resin.
In the above arrangement, the first semiconductor chip is connected to the wiring layer through the metal bump, the second semiconductor chip is wire-bonded to the electrode sections on the wiring layer with wires, and the back surfaces of the first and second semiconductor chips are adhered to each other by the insulating layer. This arrangement eliminates the need for wire-bonding the second semiconductor chip to points on the wiring layer, far from the side surfaces of the first and second semiconductor chips, considering a situation in which the excessively applied adhesive agent overflows the space between the first and second semiconductor chips. Therefore, a miniaturized, high-density semiconductor device can be realized.
In the case of using the thermo-compression sheet, when mounting the second semiconductor chip on the first semiconductor chip, accurate positioning is required twice in a conventional manufacturing method, i.e., positioning the thermo-compression sheet on the first semiconductor chip, and positioning the second semiconductor chip on the thermo-compression sheet. However, the insulating adhesion layer according to the present invention are disposed on the back surface of the second semiconductor chip in advance. Therefore, the second semiconductor chip can be mounted at a desired location on the first semiconductor chip by accurately positioning it once. It is thus possible to miniaturize the semiconductor chip without complicating its manufacturing process.
A method of manufacturing a semiconductor device in accordance with the present invention includes the steps of:
    • (a) forming a first insulating adhesion layer on a back surface of a first wafer having a circuit formed on its front surface;
    • (b) producing separate first semiconductor chips from the first wafer by dicing;
    • (c) mounting the first semiconductor chip on a wiring layer with its back surface facing the wiring layer;
    • (d) forming a second insulating adhesion layer on a back surface of a second wafer having a circuit formed on its front surface;
    • (e) producing separate second semiconductor chips from the second wafer by dicing;
    • (f) mounting the second semiconductor chip on the first semiconductor chip with its back surface facing the first semiconductor chip;
    • (g) wire-bonding the first semiconductor chip to an electrode section of the wiring layer with a wire;
    • (h) wire-bonding the second semiconductor chip to an electrode section of the wiring layer with a wire; and
    • (i) sealing the first and semiconductor chips and the wires.
With the above manufacturing method, since the first or second semiconductor chip has the first or second insulating adhesion layer adhered to its back surface in advance when being in the wafer state, the first or second semiconductor chip can be mounted at a desired location without the step of accurately positioning the first or second insulating adhesion layer on the first or second semiconductor chip. It is thus possible to simplify the process of manufacturing the semiconductor chip.
Moreover, in the above manufacturing method, the adhesive agent does not overflow the space between the first and second semiconductor chips, the first and second semiconductor chips can be wire-bonded to the wiring layer at a location closer to the edges of the first and second semiconductor chips. It is thus possible to realize a miniaturized, high-density semiconductor device.
A method of manufacturing a semiconductor device in accordance with the present invention including the steps of:
    • (a) forming an insulating layer and a metal bump on a wiring layer;
    • (b) mounting a first semiconductor chip on the wiring layer with its circuit-formed surface facing the wiring layer;
    • (c) forming an insulating adhesion layer on a back surface of a wafer having a circuit formed on its front surface;
    • (d) producing separate second semiconductor chips from the wafer by dicing;
    • (e) mounting the second semiconductor chip on the first semiconductor chip with its back surface facing the first semiconductor chip;
    • (f) wire-bonding the second semiconductor chip to the wiring layer with a wire; and
    • (g) sealing the first and second semiconductor chips and the wire.
In this manufacturing method, like the above-mentioned method of the present invention, since the second semiconductor chip has the insulating adhesion layer adhered to its back surface in advance when being in the wafer state, the second semiconductor chip can be mounted at a desired location without the step of accurately positioning the insulating adhesion layer on the second semiconductor chip. It is thus possible to simplify the process of manufacturing the semiconductor chip.
Furthermore, in the above manufacturing method, the adhesive agent does not overflow the space between the first and second semiconductor chips, the second semiconductor chip can be wire-bonded to the wiring layer at a location closer to the edges of the first and second semiconductor chips. It is thus possible to realize a miniaturized, high-density semiconductor device.
For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a semiconductor device in accordance with the first embodiment of the present invention.
FIG. 2(a) is a plan view of a circuit board before being cut, and FIG. 2(b) is a partially enlarged view of the circuit board shown in FIG. 2(a).
FIG. 3(a) is an explanatory view showing an arrangement of ball-like external connection-use terminals, and FIG. 3(b) is an explanatory view showing an arrangement of trapezoidal external connection-use terminals.
FIG. 4 is an explanatory view showing how laminated semiconductor chips are each wire-bonded to the circuit board.
FIGS. 5(a) to 5(g) show one example of a process of manufacturing the semiconductor device.
FIG. 6(a) is a partially enlarged view of the circuit board including a wiring layer disposed on one surface of an insulating substrate, and FIG. 6(b) is a partially enlarged view of a circuit board including a wiring layer disposed on each surface of the insulating substrate.
FIG. 7(a) is an explanatory view showing a wiring state when two laminated semiconductor chips are connected to the same electrode section, and FIG. 7(b) is an explanatory view showing another state that the two laminated semiconductor chips are connected to the same electrode section.
FIG. 8(a) is an explanatory view showing a wiring state that the two laminated semiconductor chips are connected to different electrode sections, and FIG. 8(b) is an explanatory view showing another wiring state that the two laminated semiconductor chips are connected to different electrode sections.
FIG. 9(a) is an explanatory view showing one example of an arrangement of dummy pads formed on a first semiconductor chip, and FIG. 9(b) is an explanatory view showing another example of the arrangement of the dummy pads disposed on the first semiconductor chip.
FIG. 10 is a cross-sectional view of a semiconductor device in accordance with the second embodiment of the present invention.
FIGS. 11(a) to 11(g) show one example of a process for manufacturing the semiconductor device.
FIG. 12(a) is a perspective view showing that a second semiconductor chip in the semiconductor device in accordance with the first embodiment or the second embodiment protrudes from a first semiconductor chip, and FIG. 12(b) is a perspective view showing that the second semiconductor chip is reinforced.
FIG. 13(a) is a cross-sectional view showing a semiconductor device having a CSP structure manufactured by a conventional wire bonding method, and FIG. 13(b) is a cross-sectional view showing a semiconductor device having a CSP structure manufactured by a conventional face-down bonding method.
FIGS. 14(a) and 14(b) are cross-sectional views of conventional semiconductor devices having a stacked package structure.
FIG. 15 is a cross-sectional view of the semiconductor device shown in FIG. 14(a) during manufacturing.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiment 1
The following descriptions will explain one embodiment of the present invention with reference to FIGS. 1 to 9.
As shown in FIG. 1, in a semiconductor device according to this embodiment, a first semiconductor chip 1 and a second semiconductor chip 2 are laminated in this order on a circuit board 5 including an insulating substrate 3 and a wiring layer 4 mounted on the insulating substrate 3. Regarding the first semiconductor chip 1 and the second semiconductor chip 2, the surface (front surface) on which an element is formed is hereinafter referred to as a “circuit formed surface”, and the surface opposite thereto is referred to as a “back surface”.
The semiconductor chip 1 is disposed with its back surface facing the insulating substrate 3. The second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1 through a thermo-compression sheet (adhesion layer) 6 so that its back surface is adhered to the thermo-compression sheet 6.
The semiconductor device in accordance with the present embodiment is arranged so that the second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1. With this arrangement, the second semiconductor chip 2 on the top of the first semiconductor chip 1 does not influence (interfere with) electrode pads of the first semiconductor chip 1. The circuit formed surface of the first semiconductor chip 1 is in advance coated with an insulating-resin, etc. Namely, the coating is applied to the circuit formed surface of the first semiconductor chip 1 by a spin coating method, etc. when the first semiconductor chip 1 is in a wafer state before subjected to dicing. In this case, the coating material on the electrode pads (not shown) disposed on the circuit formed surface of the first semiconductor chip 1 is removed.
The first semiconductor chip 1 and the second semiconductor chip 2 are each connected (wire-bonded) to electrode sections of the wiring layer 4 on the insulating substrate 3 with wires 7.
The first semiconductor chip 1, the second semiconductor chip 2 and the wires 7, arranged as above, are covered by a sealing resin 8.
The insulating substrate 3 includes via holes 9 at the locations corresponding to below-described land sections 12 constituting the wiring layer 4. Ball-like packaging-use external terminals 10 are connected in an area-array-like arrangement to the land sections 12 through the via holes 9 from the side of the insulating substrate 3, on which side the first semiconductor chip 1 and the second semiconductor chip 2 are not formed.
Next, the following descriptions will explain in further detail the above-mentioned members constituting the semiconductor device in accordance with the present embodiment.
FIG. 2(a) is a plan view of the circuit board 5 before being cut in the process of manufacturing the semiconductor device. As shown in FIG. 2(a), four guide holes 11 are formed in both side sections of the insulating substrate 3 (the upper part and the lower part of the insulating substrate 3 in FIG. 2(a)) of the circuit board 5 before being cut. The guide holes 11a formed in one of the side section and the guide holes 11b formed in the other side section have different shapes. These guide holes 11 are used for transporting the semiconductor device during its manufacturing process.
The material of the insulating substrate 3 is not particularly limited, and a resin substrate or a film having excellent heat resistance is acceptable. The insulating material 3 may be a resin substrate, etc. made of, for example, polyimide, epoxy resin containing glass fiber, bismaleid triazine (BT) resin, polyester, polyamide, fluororesin, ceramic, and polyester containing glass fiber. Polyimide is the most preferable of the above materials.
FIG. 2(b) is a partially enlarged view of the circuit board 5 shown in FIG. 2(a), showing the structure of the wiring layer 4. As shown in FIG. 2(b), the wiring layer 4 includes the land sections 12, electrode sections 13, and wiring sections 14, disposed on the insulating substrate 3. Each of the wiring sections 14 connects the land section 12 to the electrode section 13.
The electrode sections 13 are formed on both ends of the wiring layer 4 (the left part and the right part of the wiring layer 4 in FIG. 2(b)). As explained in detail later, each of the electrode section 13 is connected to the first semiconductor chip 1 or the second semiconductor chip 2 by the wire 7. Therefore, the electrode sections 13 are located outside the area of the wiring layer 4, where the first semiconductor chip 1 and the second semiconductor chip 2 are mounted.
The land section 12 is a packaging-use external terminal forming section for connecting the packaging-use external terminal 10 and the wiring layer 4 through the via hole 9 of the insulating substrate 3.
The first semiconductor chip 1 can be completely insulated from the wiring layer 4 by, for example, providing a sheet of an insulating resin on an area of the wiring layer 4 where the first semiconductor chip 1 is to be mounted or applying an insulating resin coating to the area of the wiring layer 4. The wiring layer 4 is made of copper (Cu), aluminum (Al), gold (Au), nickel (Ni), and other materials. Cu is particularly preferable because it is less costly. Methods of forming the wiring layer 4 on the insulating substrate 3 include a vapor deposition method and a plating method. In order to pattern the wiring layer 4 to form a desired pattern, a conventional photolithography method can be utilized.
FIG. 3(a) is a view seen from the back side of the semiconductor device shown in FIG. 1, i.e., the side where the packaging-use external terminals 10 are disposed. As shown in FIG. 3(a), ball-like packaging-use external terminals 10 are disposed in an area-array-like arrangement, and connected to the land sections 12 provided on the wiring layer 4. The packaging-use external terminals 10 are not limited to a ball-like shape, and may have a trapezoidal shape as shown in FIG. 3(b).
Each of the wires 7 is used for connecting the electrode pad disposed on the first semiconductor chip 1 or the second semiconductor chip 2 to the electrode section 13 of the wiring layer 4. In a conventional semiconductor device, a gold ball provided on only one end of the wire is in contact with the electrode pad of the first semiconductor chip or the second semiconductor chip, and the other end of the wire is connected to the electrode section of the wiring layer on the insulating substrate. Here, the gold ball can be provided on only one end of the wire. The gold ball is brought into contact with the electrode pad by imposing a load lighter than the load applied in connecting, by thermo-compression bonding, the wire to the electrode section of the wiring layer on the insulating substrate. This is because connecting the wires to the semiconductor chips by thermo-compression bonding, i.e., by application of a heavy load, increases the possibility of damaging the semiconductor chips.
However, the above conventional arrangement has the following problem. Namely, the wires, especially those connected to the second semiconductor chip, are connected to the electrode sections of the wiring layer provided on the circuit board at a small angle with respect to the circuit board. Therefore, the wire is connected to the circuit board, far from the end of the first semiconductor chip.
In order to solve the problem, in the semiconductor device according to the present embodiment, the first semiconductor chip 1 and the second semiconductor chip 2 are each wire-bonded to the circuit board 5 as shown in FIG. 4. The first semiconductor chip 1 and the circuit board 5 are wire-bonded in the same manner as the conventional semiconductor device. Then, the wire 7 is connected to the circuit board 5 with a gold ball 7a provided on one end of the wire 7. Thereafter, the other end of the wire 7 is connected, by thermo-compression boding, to a gold bump 16 formed on the electrode pad of the second semiconductor chip 2 in advance so as to connect the second semiconductor chip 2 to the circuit board 5.
Since wire-bonding between the second semiconductor chip 2 and the circuit board 5 is performed as above, the wire 7 connected to the second semiconductor chip 2 is connected to the circuit board 5 at an angle closer to 90° with respect to the circuit board 5. Therefore, the wire 7 is connected to the circuit board 5 at a closer location to the end of the first semiconductor chip 1, thereby enabling further miniaturization of the semiconductor device in accordance with the present embodiment.
The wire 7 is connected to the gold bump 16 by thermo-compression bonding by a load nearly equal to the load applied when connecting the wire 7 to the electrode section of the wiring layer 4 on the insulating substrate 3 by thermo-compression bonding. However, by using the gold bump 16, the stress applied to the second semiconductor chip 2 can be lowered. It is thus possible to reduce the possibility that the second semiconductor chip 2 is damaged by a heavy load applied thereto.
The gold bump 16 is formed by connecting a gold ball, provided on the end of the wire by the conventional method, to the electrode pad on the second semiconductor chip 2, and then cutting the wire 7. Thereafter, by making the upper surface of the gold bump 16 flat with a stamping jig, the wire 7 can be surely affixed to the gold bump 16 by thermo-compression bonding.
Note that the first semiconductor chip 1 and the circuit board 5 can be wire-bonded to each other in the same manner as the above-mentioned wire-bonding of the second semiconductor chip 2 and the circuit board 5.
The following descriptions will explain one example of the process (including steps (1) to (5)) for manufacturing the semiconductor device in accordance with the present embodiment with reference to FIGS. 5(a) to 5(g).
(1) First, the first semiconductor chip 1 is mounted on the circuit board 5 (see FIG. 5(a)). When the first semiconductor chip 1 is in a wafer state, the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer. Then, the wafer is cut to produce separate pieces of first semiconductor chips 1. The first semiconductor chip 1 is mounted on the circuit board 5 at a location inside a mount location recognition-use mark 15 provided on the circuit board 5. Here, instead of providing the thermo-compression sheet 6 in advance when the first semiconductor chip 1 is in the wafer state, an insulating paste made of epoxy resins, etc. may be applied onto the circuit board 5 before the first semiconductor chip 1 is mounted on the circuit board 5.
(2) Next, the second semiconductor chip 2 is mounted on the circuit formed surface of the first semiconductor chip 1 (see FIG. 5(b)). When the second semiconductor chip 2 is in the wafer state, the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer, and then the wafer is cut to produce separate pieces of second semiconductor chips 2. The second semiconductor chip 2 is accurately positioned at a specific location on the circuit formed surface of the first semiconductor chip 1.
By affixing the thermo-compression sheet 6 to the back surface of the second semiconductor chip 2 in advance, accurate positioning is necessary only when mounting the second semiconductor chip 2 on the first semiconductor chip 1. Therefore, since one step requiring accurate positioning is omitted in the process for manufacturing the semiconductor device in accordance with the present embodiment, this manufacturing process is simplified compared with the conventional process in which the thermo-compression sheet 6 is disposed on the circuit formed surface of the first semiconductor chip 1, and then the second semiconductor chip 2 is adhered to the thermo-compression sheet 6.
(3) Then, each of the electrode pads (not shown) disposed on the first semiconductor chip 1 and the second semiconductor chip 2 is connected, with the wire 7 made of Au, to the electrode section 13 formed in the wiring layer 4 on the circuit board 5. More specifically, the first semiconductor chip 1 and the wiring layer 4 are first electrically connected to each other (see FIG. 5(c)), and then the second semiconductor chip 2 and the wiring layer 4 are electrically connected to each other (see FIG. 5(d)). Since the first semiconductor chip 1 and the second semiconductor chip 2 are each electrically connected to the wiring layer 4 in the above order, it is possible to avoid such a problem that the wire 7 for connecting the first semiconductor chip 1 to the circuit board 5 and the wire 7 for connecting the second semiconductor chip 2 to the circuit board 5 across each other, and prevent connection of the first semiconductor chip 1 to the circuit board 5.
(4) Thereafter, each of the packaging-use external terminals 10 is disposed on the location where the via hole 9 is provided on the insulating substrate 3 on the circuit board 5 (see FIG. 5(f)). Here, positioning the packaging-use external terminal 10 is performed in such a manner that a solder ball is temporarily fixed to each via hole 9, heated in a reflow furnace, and then joined to the land section 12. Methods of temporarily fixing the solder ball to the via hole 9 include a method in which the solder ball is affixed to the via hole 9 after applying a flux to the via hole 9, and a method in which the solder ball is affixed to the via hole 9 after adhering the flux to the solder ball.
(5) Finally, a plurality of semiconductor devices produced on the circuit board 5 are divided into pieces of semiconductor devices (see FIG. 5(d)) by cutting the insulating substrate 3 along its unnecessary part, i.e., along the outer edge of the sealing resin 8 of each semiconductor device. Methods of cutting the insulating substrate 3 include a punching method using die, and an eximer laser cutting method.
As shown in FIG. 6(a), the semiconductor device in accordance with the present embodiment includes the wiring layer 4 on only one of the surfaces of the insulating substrate 3. However, the wiring layer 4 can be provided on both surfaces of the insulating substrate 3 as shown in FIG. 6(b).
When the wiring layer 4 is formed on both surfaces of the insulating substrate 3, as shown in FIG. 6(b), the wiring layers 4 on the respective surfaces are electrically connected to each other through the plated via holes 9 as shown in FIG. 6(b). Regarding the wiring layer 4 on the side of the insulating substrate 3, the side where the first semiconductor chip 1 is not mounted, the area where the packaging-use external terminals 10 are not to be formed are covered with a solder resist 20, etc. In the area which is not covered with the solder resist 20, i.e., the area where the packaging-use external terminals 10 are to be provided, the packaging-use external terminals 10 are arranged in an area-array-like pattern.
When connecting the first semiconductor chip 1 and the second semiconductor chip 2 to the electrode sections 13 of the wiring layer 4 with the wires 7, if the wires 7 become too close to each other because of the layout of the electrode pads of the first semiconductor chip 1 and the second semiconductor chip 2, the wires 7 can be arranged as below.
When connecting the first semiconductor chip 1 and the second semiconductor chip 2 to the same electrode section 13 of the wiring layer 4, two arrangements shown in FIGS. 7(a) and 7(b) are acceptable. In the arrangement shown in FIG. 7(a), the electrode section 13 of the wiring layer 4, to which two wires 7 are connected, is arranged to have two parts. In the arrangement shown in FIG. 7(b), an electrode pad 17a of the first semiconductor chip 1 is connected to an electrode pad 17b of the second semiconductor chip 2 with the wire 7, and the electrode pad 17a is connected to the electrode section 13 of the wiring layer 4 with the wire 7, thereby connecting each of the electrode pads 17a and 17b to the electrode section 13.
When connecting the first semiconductor chip 1 and the second semiconductor chip 2 to different electrode sections 13 of the wiring layer 4, two arrangements shown in FIGS. 8(a) and 8(b) are acceptable. In the arrangement shown in FIG. 8(a), the electrode pad 17a of the first semiconductor chip 1 and the electrode pad 17b of the second semiconductor chip 2 are each connected directly to the electrode section 13 of the wiring layer 4 with the wire 7. In the arrangement shown in FIG. 8(b), dummy pads 18 are provided on the first semiconductor chip 1, and the electrode pad 17b disposed on the second semiconductor chip 2 is connected to the electrode section 13 of the wiring layer 4 via the dummy pad 18. This arrangement shown in FIG. 8(b) is more preferable because the overhanging part of the wire 7 is shorter than that in the arrangement shown in FIG. 8(a).
FIGS. 9(a) and 9(b) show examples of the arrangement of the dummy pads 18 provided on the first semiconductor chip 1.
Embodiment 2
With reference to FIGS. 10 to 12, the following descriptions will explain the second embodiment of the present invention. The members having the same structure as those in the above-mentioned first embodiment will be designated by the same reference numbers and their description will be omitted.
A semiconductor device in accordance with the present embodiment is arranged as shown in FIG. 10. Specifically, a first semiconductor chip 21 is mounted on a circuit board 5 with its circuit formed surface facing the circuit board 5, i.e., facing down. The circuit board 5 includes an insulating substrate 3, and a wiring layer 4 formed on the insulating substrate 3. A second semiconductor chip 22 is mounted on the back surface of the first semiconductor chip 21 through a thermo-compression sheet 6. The back surface of the second semiconductor chip 22 faces the first semiconductor chip 21. Namely, the back surfaces of the first semiconductor chip 21 and the second semiconductor chip 22 are adhered to each other through the thermo-compression sheet 6. The thermo-compression sheet 6 is provided as an adhesion layer for holding the second semiconductor chip 22 on the first semiconductor chip 21.
The first semiconductor chip 21 is electrically connected to first electrode sections (not shown) provided in the wiring layer 4 through metal bumps 23. The first electrode sections are disposed inside an area of the wiring layer 4, where the first semiconductor chip 21 is mounted.
Meanwhile, the second semiconductor chip 22 is electrically connected to second electrode sections (not shown) provided in the wiring layer 4 with wires 7. Since the second electrode sections are used for wire-bonding the second semiconductor chip 22 to the wiring layer 4, they are disposed outside the area of the wiring layer 4, where the first semiconductor chip 21 and the second semiconductor chip 22 are mounted.
A resin sheet 24 is provided between the first semiconductor chip 21 and the wiring layer 4. The resin sheet 24 is formed by extending a resin sheet used in the step of connecting the first semiconductor chip 21 to the wiring layer 4 through the metal bumps 23.
If electrode pads provided on the circuit formed surface of the first semiconductor chip 21 are made of Al, the metal bumps 23 are preferably made of Au which is easily alloyed with Al. With this arrangement, the metal bumps 23 can be more firmly affixed to the electrode pads.
The material for forming the resin sheet 24 may be a thermoplastic resin or a thermosetting resin. However, the thermoplastic resin is more favorable than the thermosetting resin because the resin sheet 24 is used for the following purpose. Namely, it is used so that the resin extends by heat applied in connecting the first semiconductor chip 21 to the wiring layer 4 with the metal bumps 23, covers the metal bumps 23 as junctions, and prevents degradation of the junctions caused by shock, etc.
The resin sheet 24 can be a three-layer resin sheet including a layer of a light blocking material such as metallic foil. With this arrangement, it is possible to prevent a malfunction of the first semiconductor chip 21 due to a light incident from the surface where the packaging-use external terminals 10 are mounted passing through the semiconductor device. In this case, the size of the metallic foil must be such that the metallic foil is out of contact with the metal bumps 23.
Although the semiconductor device in accordance with the present embodiment uses the resin sheet 24, the following arrangement is also acceptable. Namely, the semiconductor chip 21 is mounted without using the resin sheet 24, and then the space produced at a junction of the first semiconductor chip 21 and the wiring layer 4 is filled with a liquid resin, etc., thereby covering the metal bumps 23 as the junctions.
Next, referring to FIGS. 11(a) to 11(g), the following descriptions will explain the process (including steps (1) to (7)) for manufacturing the semiconductor device in accordance with the present embodiment.
(1) First, the resin sheet 24 and the metal bumps 23 are disposed on the circuit board 5 (see FIG. 11(a)). In this case, each of the metal bumps 23 is disposed on the first electrode section provided in the wiring layer 4 on the circuit board 5. The resin sheet 24 is disposed on the circuit board 5 at the location where the first semiconductor chip 21 and the second semiconductor chip 22 are to be mounted.
(2) Next, the first semiconductor chip 21 is connected to the wiring layer 4 on the circuit board 5 by a flip chip method in a face-down mode (see FIG. 11(b)).
(3) Then, the second semiconductor chip 22 is mounted on the back surface of the first semiconductor chip 21 (see FIG. 11(c)). When the second semiconductor chip 22 is in a state of wafer, the insulating thermo-compression sheet 6 is adhered to the back surface of the wafer, and then the wafer is cut to produce chips, i.e., separate pieces of second semiconductor chips 22. The second semiconductor chip 22 is accurately positioned at a specific location on the circuit formed surface of the first semiconductor chip 21.
Like the manufacturing process described in the first embodiment, the process for manufacturing the semiconductor device in accordance with the present embodiment is simplified by adhering the thermo-compression sheet 6 to the back surface of the second semiconductor chip 22 in advance.
(4) Then, the second semiconductor chip 22 is electrically connected to the wiring layer 4 on the circuit board 5 (see FIG. 11(d)). more specifically, each of the electrode pads disposed on the circuit formed surface of the second semiconductor chip 22 is connected to the second electrode section of the wiring layer 4 with the wire 7.
(5) Thereafter, the first semiconductor chip 21, the second semiconductor chip 22, and the wires 7, provided on the circuit board 5, are sealed with a sealing resin 8 (see FIG. 11(e)). The method of forming the sealing resin 8 is similar to that described in the first embodiment.
(6) Then, each of the packaging-use external terminals 10 is disposed at a location of a via hole 9 formed in the insulating substrate 3 of the circuit board 5 (see FIG. 11(f)).
(7) Finally, a plurality of semiconductor devices produced on the circuit board 5 are divided into pieces of semiconductor devices by cutting the insulating substrate 3 along the unnecessary part of the insulating substrate 3 of the circuit board 5, i.e., along the outer edge of the sealing resin 8 of each semiconductor device unnecessary parts (see FIG. 11(d)). The methods of cutting the insulating substrate 3 including a punching method using a die, and an eximer laser method.
In the above-described first embodiment (and in the second embodiment), when mounting the second semiconductor chips 2 (22) on the first semiconductor chips 1 (21), if the first semiconductor chips 1 (21) and the second semiconductor chips 2 (22) have different shapes, the second semiconductor chips 2 (22) may protrude from the first semiconductor chips 1 (21) as shown in FIG. 12(a). In this case, since the protruded part of the second semiconductor chip 2 (22) is of low strength, the second semiconductor chip 2 (22) may be possibly destroyed by shock produced when, for example, wire-bonding the electrode pads 17b of the second semiconductor chip 2 (22) to the wiring layer 4.
In order to solve the problem, as shown in FIG. 12(b), a support member 19 having the same height and the same shape as the first semiconductor device 1 (21) is fixed under the protruded part of the second semiconductor chip 2 (22). By reinforcing the second semiconductor chip 2 (22) with the support member 19, destruction thereof can be prevented. The support member 19 is preferably made of Silicon (Si) in order to reduce generation of stress, etc. against a heat load applied during and after manufacturing the semiconductor device with the CSP structure. In addition, the support member 19 has the same coefficient of linear expansion as the second semiconductor chip 2 (22).
The above-mentioned semiconductor devices in accordance with Embodiments 1 and 2 include two laminated semiconductor chips. However, the present invention can be arranged to include three or more laminated semiconductor chips. In this case, the third semiconductor chip can be mounted on the top of the two semiconductor chips with its circuit formed surface facing up and wire-bonded to the wiring layer 4. Alternatively, the third semiconductor chip can be mounted on the top of the two semiconductor chips with its circuit formed surface facing down through metal bumps by providing electrode pads for disposing the metal bumps on the circuit formed surface of the second semiconductor chip 2 (22).
The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

Claims (33)

1. A semiconductor device including a stacked package structure and a chip size package structure, comprising:
an insulating substrate including a wiring layer having electrode sections;
a first semiconductor chip having a first adhesion layer adhered to its back surface where a circuit is not formed, said first semiconductor chip being mounted on said wiring layer through the first insulating adhesion layer; and
a second semiconductor chip having a second adhesion layer adhered to its back surface where a circuit is not formed, said second semiconductor chip being mounted on a circuit-formed front surface of said first semiconductor chip through the second insulating adhesion layer;
each of said first and second semiconductor chips being wire-bonded to the electrode section with a wire, said first and second semiconductor chips and the wire being sealed with a resin.
2. A semiconductor device including a stacked package structure and a chip size package structure, comprising:
an insulating substrate including a wiring layer having electrode sections;
a first semiconductor chip having a paste applied to its back surface where a circuit is not formed, said first semiconductor chip being mounted on said wiring layer through said paste; and
a second semiconductor chip having a second adhesion layer adhered to its back surface where a circuit is not formed, said second semiconductor chip being mounted on a circuit-formed front surface of said first semiconductor chip through the second adhesion layer;
each of said first and second semiconductor chips being wire-bonded to the electrode section with a wire, said first and second semiconductor chips and the wire being sealed with a resin.
3. A semiconductor device comprising:
an insulating substrate including a wiring layer having electrode sections;
a first semiconductor chip having a circuit forming on its front surface and an adhesion layer adhered to its back surface;
a metal bump, disposed between said first semiconductor chip and said wiring layer, for bump-bonding the front surface of said first semiconductor chip to said wiring layer so that the front surface faces said wiring layer; and
a second semiconductor chip whose back surface where a circuit is not formed is mounted on the back surface of said first semiconductor chip through the adhesion layer;
said second semiconductor chip being wire-bonded to the electrode section of said wiring layer with a wire, said first and second semiconductor chips and the wire being sealed with a resin.
4. The semiconductor device as set forth in claim 3,
wherein the back surfaces of said first and second semiconductor chips have a same shape.
5. The semiconductor device as set forth in claim 3, further comprising a light blocking layer, disposed between said first semiconductor chip and said wiring layer, for blocking a light incident from said insulating substrate.
6. The semiconductor device as set forth in claim 1,
wherein, when said first and second semiconductor chips have different shapes, a support member is used for supporting and fixing a protruding part of the back surface of said second semiconductor chip, which is not facing said first semiconductor chip, said support member having a same shape as the protruding part.
7. The semiconductor device as set forth in claim 2,
wherein, when said first and second semiconductor chips have different shapes, a support member is used for supporting and fixing a protruding part of the back surface of said second semiconductor chip, which is not facing said first semiconductor chip, said support member having a same shape as the protruding part.
8. The semiconductor device as set forth in claim 3,
wherein, when said first and second semiconductor chips have different shapes, a support member is used for supporting and fixing a protruding part of the back surface of said second semiconductor chip, which is not facing said first semiconductor chip, said support member having a same shape as the protruding part.
9. The semiconductor device as set forth in claim 6,
wherein said support member has a same coefficient of linear expansion as said second semiconductor chip.
10. The semiconductor device as set forth in claim 7,
wherein said support member has a same coefficient of linear expansion as said second semiconductor chip.
11. The semiconductor device as set forth in claim 8,
wherein said support member has a same coefficient of linear expansion as said second semiconductor chip.
12. The semiconductor device as set forth in claim 1,
wherein one end of the wire for connecting said first semiconductor chip to said wiring layer and the wire for connecting said second semiconductor chip to said wiring layer are connected in a first electrode pad disposed on said first semiconductor chip and a second electrode pad disposed on said second semiconductor chip, respectively, and the other ends of the wires are connected to the electrode sections of said wiring layer.
13. The semiconductor device as set forth in claim 2,
wherein one end of the wire for connecting said first semiconductor chip to said wiring layer and the wire for connecting said second semiconductor chip to said wiring layer are connected to a first electrode pad disposed on said first semiconductor chip and a second electrode pad disposed on said second semiconductor chip, respectively, and the other ends of the wires are connected to the electrode sections of said wiring layer.
14. The semiconductor device as set forth in claim 12,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire and when the other ends of the first and second wires are bonded to the same electrode section, the electrode section is arranged to have a first electrode portion to which the first electrode pad is connected with the first wire and a second electrode portion to which the second electrode pad is connected with the second wire.
15. The semiconductor device as set forth in claim 13,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire, and when the other ends of the first and second wires are bonded to the same electrode section, the electrode section is arranged to have a first electrode portion to which the first electrode pad is connected with the first wire and a second electrode portion to which the second electrode pad is connected with the second wire.
16. The semiconductor device as set forth in claim 12,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire, and when the first and second electrode pads are bonded to the same electrode section, the first and second electrode pads are connected to each other by connecting the other end of the second wire to the first electrode pad, and the first electrode pad is connected to the electrode section with the first wire.
17. The semiconductor device as set forth in claim 13,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire, and when the first and second electrode pads are bonded to the same electrode section, the first and second electrode pads are connected to each other by connecting the other end of the second wire to the first electrode pad, and the first electrode pad is connected to the electrode section with the first wire.
18. The semiconductor device as set forth in claim 12,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire, and when the other ends of the first and second wires are bonded to different electrode sections, a dummy pad is provided on the first semiconductor chip so as to connect the second electrode pad to said wiring layer with the second wire via the dummy pad.
19. The semiconductor device as set forth in claim 13,
wherein the wire connected to the first electrode pad in one end is a first wire and the wire connected to the second electrode pad in one end is a second wire, and when the other ends of the first and second wires are bonded to different electrode sections, a dummy pad is provided on the first semiconductor chip so as to connect the second electrode pad to said wiring layer with the second wire via the dummy pad.
20. The semiconductor device as set forth in claim 3, further comprising an insulating layer for preventing degradation of said metal bump, said insulating layer being disposed between said first semiconductor chip and said wiring layer.
21. The semiconductor device as set forth in claim 20,
wherein said insulating layer includes a layer having a light blocking property and a size arranged so as not to come into contact with said metal bump.
22. The semiconductor device as set forth in claim 3, further comprising a filling material for preventing degradation of said metal bump, said filling material being filled between said first semiconductor chip and said wiring layer.
23. A semiconductor device comprising:
an insulating substrate including a wiring layer on its surface and a packaging-use external terminal on its back surface, the wiring layer having an electrode section, the packaging-use external terminal being electrically connected to said wiring layer through a via hole;
a first semiconductor chip produced by forming a first adhesion layer on a back surface of a wafer having a desired circuit formed on its front surface and by dicing the wafer, said first semiconductor chip being mounted on said insulating substrate through the first adhesion layer; and
a second semiconductor chip produced by forming a second adhesion layer on a back surface of a wafer having a circuit formed on its front surface and by dicing the wafer, said second semiconductor chip being mounted on a circuit-formed surface of said first semiconductor chip through the second adhesion layer;
said first and second semiconductor chips being connected to the electrode section of the wiring layer with a wire, said first and second semiconductor chips and the wire being sealed with a resin.
24. A semiconductor device comprising:
an insulating substrate including a wiring layer on its front surface and a packaging-use external terminal on its back surface, the wiring layer having an electrode section, the packaging-use external terminal being electrically connected to said wiring layer through a via hole;
a first semiconductor chip having a desired circuit formed on its front surface, said first semiconductor chip being mounted through an insulating paste; and
a second semiconductor chip produced by forming a an second insulating adhesion layer on a back surface of a wafer having a desired circuit formed on its front surface and by dicing the wafer, said second semiconductor chip being mounted on a circuit-formed surface of said first semiconductor chip through the second insulating adhesion layer;
said first and second semiconductor chips being connected to the electrode section of the wiring layer with a wire,
said first and second semiconductor chips and the wire being sealed with a resin.
25. The semiconductor device as set forth in claim 23,
wherein, when an outer edge of said second semiconductor chip protrudes from an outer edge of said first semiconductor chip, a support member having a same thickness as said first semiconductor chip is provided under a protruding part of said second semiconductor chip.
26. The semiconductor device as set forth in claim 24,
wherein, when an outer edge of said second semiconductor chip protrudes from an outer edge of said first semiconductor chip, a support member having a same thickness as said first semiconductor chip is provided under said second semiconductor chip.
27. A semiconductor device comprising:
a first semiconductor chip;
an insulating substrate including on its front surface a wiring layer having an electrode section; an insulating layer disposed in an area where said first semiconductor chip is to be mounted, except for a part to be connected to said first semiconductor chip; and a metal bump for making electrical connection to said first semiconductor chip, said insulating substrate including on its back surface a packaging-use external terminal electrically connected to said wiring layer through a via hole, said first semiconductor chip being mounted on the front surface of said insulating substrate by face-down bonding through said metal bump; and
a second semiconductor chip produced by forming a first adhesion layer on a back surface of a wafer having a desired circuit formed on its front surface and by dicing the wafer, said second semiconductor chip being mounted on a surface of said first semiconductor chip on which surface a circuit is not formed, through the first adhesion layer;
said second semiconductor chip being connected to the electrode section of the wiring layer with a wire, said first and second semiconductor chips and the wire being sealed with a resin.
28. The semiconductor device as set forth in claim 27,
wherein the insulating layer includes a light blocking layer.
29. The semiconductor device as set forth in claim 27,
wherein, when an outer edge of said second semiconductor chip protrudes from an outer edge of said first semiconductor chip, a support member having a same thickness as said first semiconductor chip is provided under a protruding part of said second semiconductor chip.
30. A method of manufacturing a semiconductor device comprising the steps of:
(a) forming a first insulating adhesion layer on a back surface of a first wafer having a circuit formed on its front surface;
(b) producing separate first semiconductor chips from said first wafer by dicing;
(c) mounting said first semiconductor chip on a wiring layer with its back surface facing said wiring layer;
(d) forming a second insulating adhesion layer on a back surface of a second wafer having a circuit formed on its front surface;
(e) producing separate second semiconductor chips from said second wafer by dicing;
(f) mounting said second semiconductor chip on said first semiconductor chip with its back surface facing said first semiconductor chip;
(g) wire-bonding said first semiconductor chip to an electrode section of said wiring layer with a wire;
(h) wire-bonding said second semiconductor chip to an electrode section of said wiring layer with a wire; and
(i) sealing said first and second semiconductor chips and the wires.
31. A method of manufacturing a semiconductor device comprising the steps of:
(a) forming an insulating layer and a metal bump on a wiring layer;
(b) mounting a first semiconductor chip on said wiring layer with its circuit-formed surface facing said wiring layer;
(c) forming an insulating adhesion layer on a back surface of a wafer having a circuit formed on its front surface;
(d) producing separate second semiconductor chips from the wafer by dicing;
(e) mounting said second semiconductor chip on said first semiconductor chip with it back surface facing said first semiconductor chip;
(f) wire-bonding said second semiconductor chip to said wiring layer with a wire; and
(g) sealing said first and second semiconductor chips and the wire.
32. The method of manufacturing the semiconductor device as set forth in claim 30, further comprising the steps of:
(j) forming a metal ball on each end of the wire for connecting said second semiconductor chip to the electrode section of the wiring layer;
(k) connecting one of the metal balls to said second semiconductor chip;
(l) cutting said wire; and
(m) making a surface of the metal ball connected to said second semiconductor chip flat;
said steps (j) to (m) being included between said steps (g) and (h).
33. The method of manufacturing the semiconductor device as set forth in claim 31, further comprising the steps of:
(h) forming a metal ball on each end of the wire;
(i) connecting one of the metal balls to said second semiconductor chip;
(j) cutting the wire; and
(k) making a surface of the metal ball connected to said second semiconductor chip flat;
said steps (h) to (k) being included between said steps (e) and (f).
US10/428,013 1998-01-14 2003-05-02 Semiconductor device and method of manufacturing the same Expired - Lifetime USRE38806E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/428,013 USRE38806E1 (en) 1998-01-14 2003-05-02 Semiconductor device and method of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP00522198A JP3481444B2 (en) 1998-01-14 1998-01-14 Semiconductor device and manufacturing method thereof
US09/223,272 US6100594A (en) 1998-01-14 1998-12-30 Semiconductor device and method of manufacturing the same
US09/604,079 US6229217B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same
US10/428,013 USRE38806E1 (en) 1998-01-14 2003-05-02 Semiconductor device and method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/604,079 Reissue US6229217B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same

Publications (1)

Publication Number Publication Date
USRE38806E1 true USRE38806E1 (en) 2005-10-04

Family

ID=11605151

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/223,272 Expired - Lifetime US6100594A (en) 1998-01-14 1998-12-30 Semiconductor device and method of manufacturing the same
US09/604,079 Ceased US6229217B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same
US09/604,081 Expired - Lifetime US6352879B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same
US10/428,013 Expired - Lifetime USRE38806E1 (en) 1998-01-14 2003-05-02 Semiconductor device and method of manufacturing the same

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/223,272 Expired - Lifetime US6100594A (en) 1998-01-14 1998-12-30 Semiconductor device and method of manufacturing the same
US09/604,079 Ceased US6229217B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same
US09/604,081 Expired - Lifetime US6352879B1 (en) 1998-01-14 2000-06-27 Semiconductor device and method of manufacturing the same

Country Status (2)

Country Link
US (4) US6100594A (en)
JP (1) JP3481444B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080083978A1 (en) * 2004-09-21 2008-04-10 Yoshinari Hayashi Semiconductor device
US20090051046A1 (en) * 2007-08-24 2009-02-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method for the same
US20100044881A1 (en) * 2008-08-21 2010-02-25 Hiroaki Fujimoto Semiconductor device and fabrication method thereof
CN101675510B (en) * 2007-05-16 2011-12-14 库利克和索夫工业公司 Wire bonding methods and bonding force calibration
US20120056178A1 (en) * 2010-09-06 2012-03-08 Samsung Electronics Co., Ltd. Multi-chip packages

Families Citing this family (191)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
JP3662461B2 (en) 1999-02-17 2005-06-22 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6965166B2 (en) * 1999-02-24 2005-11-15 Rohm Co., Ltd. Semiconductor device of chip-on-chip structure
TW415050B (en) 1999-04-16 2000-12-11 Shen Ming Dung Semiconductor chipset module and the manufacturing method of the same
JP3403689B2 (en) * 1999-06-25 2003-05-06 沖電気工業株式会社 Semiconductor device
JP3526788B2 (en) * 1999-07-01 2004-05-17 沖電気工業株式会社 Method for manufacturing semiconductor device
KR100411808B1 (en) * 1999-12-30 2003-12-24 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
US6424033B1 (en) * 1999-08-31 2002-07-23 Micron Technology, Inc. Chip package with grease heat sink and method of making
WO2001018864A1 (en) 1999-09-03 2001-03-15 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
KR100366409B1 (en) * 1999-09-21 2002-12-31 엘지전자 주식회사 conductor and flip chip structure having the same
KR20010037247A (en) * 1999-10-15 2001-05-07 마이클 디. 오브라이언 Semiconductor package
JP3765952B2 (en) * 1999-10-19 2006-04-12 富士通株式会社 Semiconductor device
JP2001127246A (en) * 1999-10-29 2001-05-11 Fujitsu Ltd Semiconductor device
JP3827497B2 (en) 1999-11-29 2006-09-27 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP3822768B2 (en) 1999-12-03 2006-09-20 株式会社ルネサステクノロジ IC card manufacturing method
KR20010064907A (en) * 1999-12-20 2001-07-11 마이클 디. 오브라이언 wire bonding method and semiconductor package using it
KR100440788B1 (en) * 1999-12-20 2004-07-19 앰코 테크놀로지 코리아 주식회사 Semiconductor package and its manufacturing method
US6621155B1 (en) * 1999-12-23 2003-09-16 Rambus Inc. Integrated circuit device having stacked dies and impedance balanced transmission lines
US6376904B1 (en) * 1999-12-23 2002-04-23 Rambus Inc. Redistributed bond pads in stacked integrated circuit die package
JP2001196529A (en) * 2000-01-17 2001-07-19 Mitsubishi Electric Corp Semiconductor device and wiring method therefor
JP3768761B2 (en) 2000-01-31 2006-04-19 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP2001223324A (en) * 2000-02-10 2001-08-17 Mitsubishi Electric Corp Semiconductor device
JP3996315B2 (en) * 2000-02-21 2007-10-24 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
JP3955712B2 (en) * 2000-03-03 2007-08-08 株式会社ルネサステクノロジ Semiconductor device
US6531333B2 (en) * 2000-04-05 2003-03-11 Hong-Ming Lin Chip photoelectric sensor assembly and method for making same
US6448659B1 (en) * 2000-04-26 2002-09-10 Advanced Micro Devices, Inc. Stacked die design with supporting O-ring
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US6833984B1 (en) 2000-05-03 2004-12-21 Rambus, Inc. Semiconductor module with serial bus connection to multiple dies
US7122889B2 (en) * 2000-05-03 2006-10-17 Rambus, Inc. Semiconductor module
JP3701542B2 (en) * 2000-05-10 2005-09-28 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6600231B2 (en) * 2000-05-11 2003-07-29 Mitutoyo Corporation Functional device unit and method of producing the same
US7247932B1 (en) 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US6683368B1 (en) 2000-06-09 2004-01-27 National Semiconductor Corporation Lead frame design for chip scale package
US6560117B2 (en) 2000-06-28 2003-05-06 Micron Technology, Inc. Packaged microelectronic die assemblies and methods of manufacture
US6552910B1 (en) 2000-06-28 2003-04-22 Micron Technology, Inc. Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
JP3916854B2 (en) 2000-06-28 2007-05-23 シャープ株式会社 Wiring board, semiconductor device, and package stack semiconductor device
JP3650001B2 (en) * 2000-07-05 2005-05-18 三洋電機株式会社 Semiconductor device and manufacturing method thereof
TW459361B (en) * 2000-07-17 2001-10-11 Siliconware Precision Industries Co Ltd Three-dimensional multiple stacked-die packaging structure
TW455964B (en) * 2000-07-18 2001-09-21 Siliconware Precision Industries Co Ltd Multi-chip module package structure with stacked chips
US6472758B1 (en) 2000-07-20 2002-10-29 Amkor Technology, Inc. Semiconductor package including stacked semiconductor dies and bond wires
JP2002050716A (en) * 2000-08-02 2002-02-15 Dainippon Printing Co Ltd Semiconductor device and manufacturing method thereof
US7298031B1 (en) 2000-08-09 2007-11-20 Micron Technology, Inc. Multiple substrate microelectronic devices and methods of manufacture
US6607937B1 (en) 2000-08-23 2003-08-19 Micron Technology, Inc. Stacked microelectronic dies and methods for stacking microelectronic dies
JP2002076250A (en) * 2000-08-29 2002-03-15 Nec Corp Semiconductor device
US6812564B1 (en) * 2000-09-05 2004-11-02 Hewlett-Packard Development Company, L.P. Monolithic common carrier
JP3581086B2 (en) * 2000-09-07 2004-10-27 松下電器産業株式会社 Semiconductor device
JP3405456B2 (en) * 2000-09-11 2003-05-12 沖電気工業株式会社 Semiconductor device, method of manufacturing semiconductor device, stack type semiconductor device, and method of manufacturing stack type semiconductor device
US6522015B1 (en) * 2000-09-26 2003-02-18 Amkor Technology, Inc. Micromachine stacked wirebonded package
US6638789B1 (en) * 2000-09-26 2003-10-28 Amkor Technology, Inc. Micromachine stacked wirebonded package fabrication method
US6530515B1 (en) 2000-09-26 2003-03-11 Amkor Technology, Inc. Micromachine stacked flip chip package fabrication method
JP3631120B2 (en) * 2000-09-28 2005-03-23 沖電気工業株式会社 Semiconductor device
KR20020029251A (en) * 2000-10-12 2002-04-18 마이클 디. 오브라이언 Semiconductor package and its manufacturing method
KR100355745B1 (en) * 2000-10-25 2002-10-19 앰코 테크놀로지 코리아 주식회사 Semiconductor package
US6689640B1 (en) 2000-10-26 2004-02-10 National Semiconductor Corporation Chip scale pin array
JP3913481B2 (en) * 2001-01-24 2007-05-09 シャープ株式会社 Semiconductor device and manufacturing method of semiconductor device
US6340846B1 (en) * 2000-12-06 2002-01-22 Amkor Technology, Inc. Making semiconductor packages with stacked dies and reinforced wire bonds
JP2002208656A (en) * 2001-01-11 2002-07-26 Mitsubishi Electric Corp Semiconductor device
KR100731007B1 (en) * 2001-01-15 2007-06-22 앰코 테크놀로지 코리아 주식회사 stack-type semiconductor package
US6900549B2 (en) * 2001-01-17 2005-05-31 Micron Technology, Inc. Semiconductor assembly without adhesive fillets
US6388313B1 (en) * 2001-01-30 2002-05-14 Siliconware Precision Industries Co., Ltd. Multi-chip module
US6472747B2 (en) * 2001-03-02 2002-10-29 Qualcomm Incorporated Mixed analog and digital integrated circuits
JP4780844B2 (en) * 2001-03-05 2011-09-28 Ｏｋｉセミコンダクタ株式会社 Semiconductor device
US6545345B1 (en) 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
WO2002082540A1 (en) * 2001-03-30 2002-10-17 Fujitsu Limited Semiconductor device, method of manufacture thereof, and semiconductor substrate
US6404648B1 (en) * 2001-03-30 2002-06-11 Hewlett-Packard Co. Assembly and method for constructing a multi-die integrated circuit
JP4212255B2 (en) * 2001-03-30 2009-01-21 株式会社東芝 Semiconductor package
US6597059B1 (en) 2001-04-04 2003-07-22 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package
US6400007B1 (en) * 2001-04-16 2002-06-04 Kingpak Technology Inc. Stacked structure of semiconductor means and method for manufacturing the same
US6586825B1 (en) * 2001-04-26 2003-07-01 Lsi Logic Corporation Dual chip in package with a wire bonded die mounted to a substrate
JP2002343899A (en) 2001-05-17 2002-11-29 Sharp Corp Semiconductor package and substrate therefor
JP2002359346A (en) * 2001-05-30 2002-12-13 Sharp Corp Semiconductor device and method of stacking semiconductor chips
EP1401020A4 (en) 2001-06-07 2007-12-19 Renesas Tech Corp Semiconductor device and manufacturing method thereof
JP4790157B2 (en) 2001-06-07 2011-10-12 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2007294977A (en) * 2001-06-29 2007-11-08 Hitachi Chem Co Ltd Bonding material
US20030006493A1 (en) * 2001-07-04 2003-01-09 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
KR20030012192A (en) * 2001-07-31 2003-02-12 주식회사 심텍 A window chip scale package having stacked dies
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US6856007B2 (en) * 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
DE10142120A1 (en) * 2001-08-30 2003-03-27 Infineon Technologies Ag Electronic component has semiconductor chips whose passive back sides are fastened to top side of carrier substrate and active chip surface, respectively
US6975025B2 (en) * 2001-12-03 2005-12-13 Intel Corporation Semiconductor chip package and method of manufacturing same
KR100636259B1 (en) * 2001-12-07 2006-10-19 후지쯔 가부시끼가이샤 Semiconductor device and method for manufacturing the same
JP2003204039A (en) * 2002-01-04 2003-07-18 Mitsubishi Electric Corp Semiconductor device
TW527672B (en) * 2002-02-08 2003-04-11 United Test Ct Inc Stacked semiconductor device and method of manufacture
US6721189B1 (en) * 2002-03-13 2004-04-13 Rambus, Inc. Memory module
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
US6979904B2 (en) * 2002-04-19 2005-12-27 Micron Technology, Inc. Integrated circuit package having reduced interconnects
JP2003318360A (en) 2002-04-19 2003-11-07 Hitachi Ltd Semiconductor device and method of manufacturing the same
US6809416B1 (en) * 2002-05-28 2004-10-26 Intersil Corporation Package for integrated circuit with thermal vias and method thereof
US6818973B1 (en) 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
TWI322448B (en) * 2002-10-08 2010-03-21 Chippac Inc Semiconductor stacked multi-package module having inverted second package
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
JP2004140029A (en) 2002-10-15 2004-05-13 Sharp Corp Semiconductor device, semiconductor module, process for fabricating semiconductor device, and process for fabricating semiconductor module
DE10251527B4 (en) * 2002-11-04 2007-01-25 Infineon Technologies Ag Method for producing a stack arrangement of a memory module
JP4076841B2 (en) * 2002-11-07 2008-04-16 シャープ株式会社 Manufacturing method of semiconductor device
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
KR100618812B1 (en) * 2002-11-18 2006-09-05 삼성전자주식회사 Multi chip package having increased reliability
EP1570524A4 (en) * 2002-12-09 2007-07-04 Advanced Interconnect Tech Ltd Package having exposed integrated circuit device
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
JP3689694B2 (en) 2002-12-27 2005-08-31 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
JP3819851B2 (en) 2003-01-29 2006-09-13 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
US7754537B2 (en) * 2003-02-25 2010-07-13 Tessera, Inc. Manufacture of mountable capped chips
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US20070031996A1 (en) * 2003-04-26 2007-02-08 Chopin Sheila F Packaged integrated circuit having a heat spreader and method therefor
JP4705748B2 (en) * 2003-05-30 2011-06-22 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP4266717B2 (en) * 2003-06-13 2009-05-20 三洋電機株式会社 Manufacturing method of semiconductor device
US6833287B1 (en) * 2003-06-16 2004-12-21 St Assembly Test Services Inc. System for semiconductor package with stacked dies
JP3718205B2 (en) 2003-07-04 2005-11-24 松下電器産業株式会社 Chip stacked semiconductor device and manufacturing method thereof
JP4241302B2 (en) * 2003-09-30 2009-03-18 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
US6930378B1 (en) 2003-11-10 2005-08-16 Amkor Technology, Inc. Stacked semiconductor die assembly having at least one support
JP3776427B2 (en) * 2003-11-17 2006-05-17 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
JP4406300B2 (en) 2004-02-13 2010-01-27 株式会社東芝 Semiconductor device and manufacturing method thereof
US7126381B1 (en) 2004-02-14 2006-10-24 Herman Schmit VPA interconnect circuit
US7622951B2 (en) * 2004-02-14 2009-11-24 Tabula, Inc. Via programmable gate array with offset direct connections
US7495344B2 (en) 2004-03-18 2009-02-24 Sanyo Electric Co., Ltd. Semiconductor apparatus
US20050205981A1 (en) * 2004-03-18 2005-09-22 Kabushiki Kaisha Toshiba Stacked electronic part
US11081370B2 (en) * 2004-03-23 2021-08-03 Amkor Technology Singapore Holding Pte. Ltd. Methods of manufacturing an encapsulated semiconductor device
US20050212144A1 (en) * 2004-03-25 2005-09-29 Rugg William L Stacked die for inclusion in standard package technology
JP4538830B2 (en) * 2004-03-30 2010-09-08 ルネサスエレクトロニクス株式会社 Semiconductor device
US7629695B2 (en) * 2004-05-20 2009-12-08 Kabushiki Kaisha Toshiba Stacked electronic component and manufacturing method thereof
US7183651B1 (en) 2004-06-15 2007-02-27 Storage Technology Corporation Power plane decoupling
DE102004029587B4 (en) * 2004-06-18 2006-05-24 Infineon Technologies Ag Substrate based BGA package, especially FBGA package
KR101013257B1 (en) * 2004-07-08 2011-02-09 인터내셔널 비지네스 머신즈 코포레이션 Method For Improving Alignment Precision Of At Least Two Parts Of An Electronic Device
US7095096B1 (en) 2004-08-16 2006-08-22 National Semiconductor Corporation Microarray lead frame
US7530044B2 (en) * 2004-11-04 2009-05-05 Tabula, Inc. Method for manufacturing a programmable system in package
US7301242B2 (en) * 2004-11-04 2007-11-27 Tabula, Inc. Programmable system in package
JP2006172122A (en) 2004-12-15 2006-06-29 Toshiba Corp Card type storage device
JP2006210402A (en) * 2005-01-25 2006-08-10 Matsushita Electric Ind Co Ltd Semiconductor device
WO2006088180A1 (en) * 2005-02-21 2006-08-24 Nitto Denko Corporation Semiconductor device manufacturing method
US7911064B2 (en) 2005-03-07 2011-03-22 Panasonic Corporation Mounted body and method for manufacturing the same
JP4526983B2 (en) * 2005-03-15 2010-08-18 新光電気工業株式会社 Wiring board manufacturing method
JP3914239B2 (en) * 2005-03-15 2007-05-16 新光電気工業株式会社 Wiring board and method for manufacturing wiring board
US8201124B1 (en) 2005-03-15 2012-06-12 Tabula, Inc. System in package and method of creating system in package
US8143095B2 (en) 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
TW200727446A (en) * 2005-03-28 2007-07-16 Toshiba Kk Stack type semiconductor device manufacturing method and stack type electronic component manufacturing method
JP4509052B2 (en) 2005-03-29 2010-07-21 三洋電機株式会社 Circuit equipment
JP4551255B2 (en) 2005-03-31 2010-09-22 ルネサスエレクトロニクス株式会社 Semiconductor device
US7846775B1 (en) 2005-05-23 2010-12-07 National Semiconductor Corporation Universal lead frame for micro-array packages
JP2007019415A (en) * 2005-07-11 2007-01-25 Renesas Technology Corp Semiconductor device and its manufacturing method
JP2007053121A (en) * 2005-08-12 2007-03-01 Sharp Corp Semiconductor device, stacked semiconductor device and wiring board
US7485969B2 (en) * 2005-09-01 2009-02-03 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing microelectronic devices
TWI303873B (en) * 2005-09-23 2008-12-01 Freescale Semiconductor Inc Method of making stacked die package
JP2007103423A (en) * 2005-09-30 2007-04-19 Renesas Technology Corp Semiconductor device and its manufacturing method
US7262633B1 (en) 2005-11-11 2007-08-28 Tabula, Inc. Via programmable gate array with offset bit lines
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US7750482B2 (en) * 2006-02-09 2010-07-06 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US7598122B1 (en) * 2006-03-08 2009-10-06 National Semiconductor Corporation Die attach method and microarray leadframe structure
JP2007288003A (en) * 2006-04-18 2007-11-01 Sharp Corp Semiconductor device
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
JP2008034567A (en) * 2006-07-27 2008-02-14 Fujitsu Ltd Semiconductor device and manufacturing method therefor
US7772040B2 (en) 2006-09-12 2010-08-10 Nitto Denko Corporation Manufacturing method of semiconductor device, adhesive sheet used therein, and semiconductor device obtained thereby
KR101123797B1 (en) 2006-09-29 2012-03-12 주식회사 하이닉스반도체 Semiconductor package and stacked semiconductor package having the same
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
US7719122B2 (en) * 2007-01-11 2010-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. System-in-package packaging for minimizing bond wire contamination and yield loss
US7893539B2 (en) 2007-01-31 2011-02-22 Sanyo Electric Co., Ltd. Semiconductor apparatus and mobile apparatus
JP5330697B2 (en) * 2007-03-19 2013-10-30 株式会社リコー Functional element package and manufacturing method thereof
JP4579263B2 (en) * 2007-04-09 2010-11-10 力成科技股▲分▼有限公司 Multichip laminated substrate and multichip laminated mounting structure
JP4588046B2 (en) * 2007-05-31 2010-11-24 三洋電機株式会社 Circuit device and manufacturing method thereof
JP4937842B2 (en) 2007-06-06 2012-05-23 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR20090043898A (en) * 2007-10-30 2009-05-07 삼성전자주식회사 Stack package and method of fabricating the same, and card and system including the stack package
KR100891537B1 (en) 2007-12-13 2009-04-03 주식회사 하이닉스반도체 Substrate for semiconductor package and semiconductor package having the same
TW200947569A (en) * 2008-05-13 2009-11-16 Richtek Technology Corp Package structure and method
CN101587844A (en) * 2008-05-23 2009-11-25 立锜科技股份有限公司 Packaging structure and packaging method
US8022539B2 (en) * 2008-11-17 2011-09-20 Stats Chippac Ltd. Integrated circuit packaging system with increased connectivity and method of manufacture thereof
US20100164083A1 (en) * 2008-12-29 2010-07-01 Numonyx B.V. Protective thin film coating in chip packaging
US8592260B2 (en) 2009-06-26 2013-11-26 Nitto Denko Corporation Process for producing a semiconductor device
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US20110084374A1 (en) * 2009-10-08 2011-04-14 Jen-Chung Chen Semiconductor package with sectioned bonding wire scheme
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
TWI392066B (en) * 2009-12-28 2013-04-01 矽品精密工業股份有限公司 Package structure and fabrication method thereof
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
DE102010031055B4 (en) 2010-07-07 2023-02-23 Robert Bosch Gmbh Sensor module and method of manufacturing a sensor module
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US9324659B2 (en) 2011-08-01 2016-04-26 Stats Chippac, Ltd. Semiconductor device and method of forming POP with stacked semiconductor die and bumps formed directly on the lower die
US8723327B2 (en) 2011-10-20 2014-05-13 Invensas Corporation Microelectronic package with stacked microelectronic units and method for manufacture thereof
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
TWI550816B (en) * 2013-01-08 2016-09-21 矽品精密工業股份有限公司 Package substrate and fabrication method thereof
US9055701B2 (en) * 2013-03-13 2015-06-09 International Business Machines Corporation Method and system for improving alignment precision of parts in MEMS
US10636773B2 (en) * 2015-09-23 2020-04-28 Mediatek Inc. Semiconductor package structure and method for forming the same
US11302611B2 (en) * 2018-11-28 2022-04-12 Texas Instruments Incorporated Semiconductor package with top circuit and an IC with a gap over the IC
US11062994B2 (en) * 2019-07-15 2021-07-13 Advanced Semiconducor Engineering, Inc. Semiconductor device package and method of manufacturing the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590486A (en) * 1991-09-30 1993-04-09 Rohm Co Ltd Semiconductor device
JPH09121002A (en) * 1995-10-25 1997-05-06 Sharp Corp Semiconductor device and manufacture thereof
US6077724A (en) * 1998-09-05 2000-06-20 First International Computer Inc. Multi-chips semiconductor package and fabrication method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5366933A (en) * 1993-10-13 1994-11-22 Intel Corporation Method for constructing a dual sided, wire bonded integrated circuit chip package
US5527740A (en) * 1994-06-28 1996-06-18 Intel Corporation Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities
US5652463A (en) * 1995-05-26 1997-07-29 Hestia Technologies, Inc. Transfer modlded electronic package having a passage means
US5689135A (en) * 1995-12-19 1997-11-18 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
KR100443484B1 (en) * 1996-02-19 2004-09-18 마츠시타 덴끼 산교 가부시키가이샤 Semiconductor device and method for fabricating the same
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US6130483A (en) * 1997-03-05 2000-10-10 Kabushiki Kaisha Toshiba MMIC module using flip-chip mounting
JPH11219984A (en) * 1997-11-06 1999-08-10 Sharp Corp Semiconductor device package, its manufacture and circuit board therefor
US6133067A (en) * 1997-12-06 2000-10-17 Amic Technology Inc. Architecture for dual-chip integrated circuit package and method of manufacturing the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590486A (en) * 1991-09-30 1993-04-09 Rohm Co Ltd Semiconductor device
JPH09121002A (en) * 1995-10-25 1997-05-06 Sharp Corp Semiconductor device and manufacture thereof
US6077724A (en) * 1998-09-05 2000-06-20 First International Computer Inc. Multi-chips semiconductor package and fabrication method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080083978A1 (en) * 2004-09-21 2008-04-10 Yoshinari Hayashi Semiconductor device
US7652368B2 (en) * 2004-09-21 2010-01-26 Renesas Technology Corp. Semiconductor device
CN101675510B (en) * 2007-05-16 2011-12-14 库利克和索夫工业公司 Wire bonding methods and bonding force calibration
US20090051046A1 (en) * 2007-08-24 2009-02-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method for the same
US20100044881A1 (en) * 2008-08-21 2010-02-25 Hiroaki Fujimoto Semiconductor device and fabrication method thereof
US20120056178A1 (en) * 2010-09-06 2012-03-08 Samsung Electronics Co., Ltd. Multi-chip packages

Also Published As

Publication number Publication date
JP3481444B2 (en) 2003-12-22
US6352879B1 (en) 2002-03-05
US6229217B1 (en) 2001-05-08
US6100594A (en) 2000-08-08
JPH11204720A (en) 1999-07-30

Similar Documents

Publication Publication Date Title
USRE38806E1 (en) Semiconductor device and method of manufacturing the same
KR100384260B1 (en) Semiconductor device and manufacturing method of the same
US6214642B1 (en) Area array stud bump flip chip device and assembly process
US5350947A (en) Film carrier semiconductor device
US6414381B1 (en) Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board
US6486544B1 (en) Semiconductor device and method manufacturing the same, circuit board, and electronic instrument
US6515357B2 (en) Semiconductor package and semiconductor package fabrication method
US6069025A (en) Method for packaging a semiconductor device
US5567656A (en) Process for packaging semiconductor device
US5894107A (en) Chip-size package (CSP) using a multi-layer laminated lead frame
US7420814B2 (en) Package stack and manufacturing method thereof
US5442231A (en) Semiconductor device
US20090289346A1 (en) Structure and manufacturing method of chip scale package
US6969906B2 (en) Multi-chip package and method for manufacturing the same
KR20020001536A (en) Wiring substrate, semiconductor device and package stack semiconductor device
KR20030083553A (en) Semiconductor device and manufacturing method thereof
JPH09331000A (en) Semiconductor package
KR20060101385A (en) A semiconductor device and a manufacturing method of the same
US6396155B1 (en) Semiconductor device and method of producing the same
US20040104474A1 (en) Semiconductor package and package stack made thereof
JP2949969B2 (en) Film carrier semiconductor device
KR100443516B1 (en) Stack package and manufacturing method thereof
KR100239387B1 (en) Ball grid array semiconductor package and the manufacture method
US20030057569A1 (en) Semiconductor device
KR100277882B1 (en) Highly Integrated Circuit Semiconductor Package Stack and Manufacturing Method Thereof

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: KATANA SILICON TECHNOLOGIES LLC, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHARP CORPORATION;REEL/FRAME:046621/0465

Effective date: 20180806

IPR Aia trial proceeding filed before the patent and appeal board: inter partes review

Free format text: TRIAL NO: IPR2023-00072

Opponent name: MICRON TECHNOLOGY, INC.,MICRON SEMICONDUCTOR PRODUCTS, INC., ANDMICRON TECHNOLOGY TEXAS, LLC

Effective date: 20221028

Free format text: TRIAL NO: IPR2023-00071

Opponent name: MICRON TECHNOLOGY, INC.,MICRON SEMICONDUCTOR PRODUCTS, INC., ANDMICRON TECHNOLOGY TEXAS, LLC

Effective date: 20221028