|Numéro de publication||USRE39529 E1|
|Type de publication||Octroi|
|Numéro de demande||US 09/536,646|
|Date de publication||27 mars 2007|
|Date de dépôt||28 mars 2000|
|Date de priorité||18 avr. 1988|
|Numéro de publication||09536646, 536646, US RE39529 E1, US RE39529E1, US-E1-RE39529, USRE39529 E1, USRE39529E1|
|Inventeurs||Koyo Katsura, Shinichi Kojima, Noriyuki Kurakami|
|Cessionnaire d'origine||Renesas Technology Corp.|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (29), Référencé par (2), Classifications (11), Événements juridiques (1)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
This is a continuation of Reissue application Ser. No. 07/985,141, filed Dec. 3, 1992 now U.S. Pat. No. RE37103.
The present invention relates to a graphic processing apparatus for processing graphic data stored in a memory, and in particular, to a graphic processing apparatus in which the number of memories to be employed can be reduced so as to minimize the size of the processing apparatus.
For example, the Japanese Patent Publication JP-A-60-136793 describes a graphic processing apparatus in which characters and graphic data are generated in a display memory (frame buffer) so as to be delivered to output devices such as a display and a printer. In this conventional example, a high-speed graphic drawing operation is achieved by use of a method in which data bits constituting at least one pixel are packed in a word so as to be stored in the memory. In contrast with the prior method in which information of a pixel requires a plurality of words, this method allows accessing of the memory in the unit of a word (16 bits); in consequence, by packing information of a pixel in a single word, at least one pixel can be updated through one access, which therefore increases the processing speed.
In the conventional example above, although the memory is connected to a 16-bit data bus, the dynamic random access memory (DRAM) generally possesses a 1-bit or 4-bit data bus, and hence at least four to 16 memory elements are required, which prevents the apparatus from being miniturized.
In addition, the Japanese Patent Publication JP-A-60-225888 describes an apparatus including a dynamic random access memory (DRAM) having a nibble function (one of consecutive data read functions); however, description has not been given of a combination with a graphic processor in which data are accessed in a parallel fashion.
Moreover, in the Japanese Patent Publication JP-A-55-129387, there is described a system for transferring serial data between a processor and an external device; however, parallel data access is carried out between the processor and a memory.
It is therefore an object of the present invention to provide a small-sized graphic processing apparatus in which data transfer is enabled through a data bus having a reduced bit width so as to minimize the number of memory elements employed.
In order to achieve the object above, according to the present invention, there is disposed data converting means between processor means processing parallel data and a memory so as to enable the data bus width of the memory to be smaller than that of the processor means. The data converting means includes a latch for temporarily storing read data and a multiplexer for writing data. The present invention is characterized in that a memory having a successive data read function is applied to a processor effecting parallel data processing.
In the graphic processing apparatus according to the present invention, the memory is accessed in a time shared fashion such that data is converted by the converting means into parallel data. That is, in a data reading operation, data sequentially read out in a time shared fashion is temporarily stored in a latch so as to be supplied as parallel data to the processor. Moreover, in a data writing operation, parallel data supplied from the processor is sequentially written through the multiplexer into the memory in a time shared fashion.
The present invention will be apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
Referring now to the drawings, description will be given of an embodiment according to the present invention.
On receiving control signals (
Read/write data is transferred between the ACRTC 10 and the frame buffer 30 through the MIVAC 20.
In the display operation, parallel data read from the frame buffer 30 is fetched into the MIVAC 20 to be converted into serial data by means of a parallel/serial converter integrated therein, thereby producing digital video signals. These digital signals are converted by the CPLT 40 into analog video signals so as to be displayed on the CRT 50. In this embodiment, although the CRT 50 is used as the output device, other output equipment, such as a printer, may also be employed.
Terminal INCLK of the operation control signals is used to receive a clock for the operation basis of the MIVAC 20. The interface signals for the ACRTC 10 include the 2CLK as the basic clock of the ACRTC 10, control signals MRD and
The INCLK as the basis of the operation of the MIVAC 20 is divided by 2, 4, 8 16, and 32 by INCLK 2006 and an INCLK divider 2009. The results are combined in a state decoder 2007 to generate a timing signal, which is used in the respective logic circuits.
The 2CLK as the basic clock of the ACRTC 10 is produced from a 2CLK generator 2008. In the 2CLK 2008, in order to effect a plurality of read and write operations in the memory cycle, the first half cycle is shorter than the second half cycle, i.e., this signal has an asymmetric shape.
For the DOTCLK, a multiplex operation is achieved on the signals attained by dividing INCLK by 1, 2, and 4 by means of a multiplexer 2010 to produce a multiplexed signal. Selection of the divided signals is automatically achieved depending on the operation mode of the MIVAC 20.
The frame buffer address MAD0 to MAD15 and MA16 to MA19 supplied from the ACRTC 10 is temporarily latched in a latch 2001 so as to be then multiplexed through a multiplexer 2003 into a row/column address, thereby generating a ten-bit address associated with the frame buffer address signals FA0 to FA9. In addition, there is integrated a column address counter 2002 such that the value of this counter and the latched address are multiplexed by the multiplexer 2003, so that the resultant signal is adopted as a portion of the column address, thereby effecting several read/write operations in a memory cycle.
The control signals from the ACRTC 10 are latched in a latch 2004. Depending on
In addition, when
The video signal is skewed by a skew circuit 2022 so as to be synchronized with the control signal from the ACRTC 10. For the video signal, a superimposing operation of a cursor can be achieved by use of a cursor blink 2023, or the video signals can be multiplexed through a multiplexer 2024 in response to a signal attained by dividing
By using BLINK2 of the attribute codes, a
In the case of a two chip memory configuration of
In the case of a four chip memory configuration of
In this mode, since the data buses are employed to input display data, it is impossible to effect a read operation in which 16 read operations are achieved in two memory cycles; however, when comparison is conducted in the read mode associated with four read operations per memory cycle, the operation above is applicable to a CRT which develops a higher processing speed as compared with the cases of
(1) For the display color (color/gradation), there can be specified a monochrome display represented by 1 bit/pixel, a four-color display expressed by 2 bits/pixel, and 16-color display represented by 4 bits per pixel. In the case of 1 bit/pixel, a word of the memory is loaded with information of 16 consecutive pixels in the horizontal direction. In the case of 2 bits/pixel, a word of the memory is loaded with information of 8 consecutive pixels in the horizontal direction, and in the case of 4 bits/pixel, a word of the memory is loaded with information of 4 consecutive pixels in the horizontal direction.
(2) The shift length of the shift register may be set to 4, 8, 16, or 32 bits.
(3) The access modes include a single access mode, a dual access mode in which high-speed drawing is possible, and a 2MCYC mode in which 16 display accesses are conducted in two memory cycles. In the modes 0 to 5, the single access mode is employed, whereas in the modes 6 to C, the dual access mode is used. In the modes D to F, the 2MCYC mode is adopted.
(4) The number of memories selectable is 1, 2, or 4. For the memory, there is utilized a memory such as one having a static column mode in which a plurality of read/write operations can be accomplished in a cycle.
(5) DOTCLK is generated by dividing INCLK by 1, 2, and 4. The division ratios are determined according to the respective operation modes. Based on the frequency, the screen layout of the CRT is determined for each operation mode.
(1) When CUR1 and CUR0 are both 0
The four bits of video outputs VIDEOA to VIDEOD are set to 0, and hence a black cursor is displayed.
(2) When CUR1 is 0 and CUR0 is 1
The four bits of video outputs VIDEOA to VIDEOD are set to 1 and hence a white cursor is displayed.
(3) When CUR1 is 1 and CUR0 is 0
For the four bits of video outputs VIDEOA to VIDEOD, the respective colors are reversed on the display.
(4) When CUR1 and CUR0 are both 1
For the three bits of video outputs VIDEOA to VIDEOC, the respective colors are reversed on the display, whereas VIDEOD is kept unchanged.
BLINK1=0, the cursor is not displayed, whereas for
BLINK1=1, the cursor is displayed.
As described above, according to the present invention, the data bus width of the memory can be minimized, and hence the size of the graphic processing apparatus can be reduced.
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US4237543 *||1 sept. 1978||2 déc. 1980||Hitachi, Ltd.||Microprocessor controlled display system|
|US4326202 *||24 mars 1980||20 avr. 1982||The President Of The Agency Of Industrial Science & Technology||Image memory device|
|US4546451 *||12 févr. 1982||8 oct. 1985||Metheus Corporation||Raster graphics display refresh memory architecture offering rapid access speed|
|US4563676 *||22 août 1983||7 janv. 1986||Tandy Corporation||Computer|
|US4633434||2 avr. 1984||30 déc. 1986||Sperry Corporation||High performance storage unit|
|US4639890 *||30 déc. 1983||27 janv. 1987||Texas Instruments Incorporated||Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers|
|US4716527||10 déc. 1984||29 déc. 1987||Ing. C. Olivetti||Bus converter|
|US4750154 *||10 juil. 1984||7 juin 1988||Prime Computer, Inc.||Memory alignment system and method|
|US4755810 *||5 avr. 1985||5 juil. 1988||Tektronix, Inc.||Frame buffer memory|
|US4757310 *||2 juil. 1984||12 juil. 1988||Hitachi, Ltd.||Display controller|
|US4796231 *||25 juin 1987||3 janv. 1989||Texas Instruments Incorporated||Serial accessed semiconductor memory with reconfigurable shift registers|
|US4817054 *||4 déc. 1985||28 mars 1989||Advanced Micro Devices, Inc.||High speed RAM based data serializers|
|US4823286||12 févr. 1987||18 avr. 1989||International Business Machines Corporation||Pixel data path for high performance raster displays with all-point-addressable frame buffers|
|US4839801 *||3 nov. 1986||13 juin 1989||Saxpy Computer Corporation||Architecture for block processing computer system|
|US4847809 *||9 juil. 1986||11 juil. 1989||Kabushiki Kaisha Toshiba||Image memory having standard dynamic RAM chips|
|US4866603 *||20 janv. 1988||12 sept. 1989||Fujitsu Limited||Memory control system using a single access request for doubleword data transfers from both odd and even memory banks|
|US4903217||12 févr. 1987||20 févr. 1990||International Business Machines Corp.||Frame buffer architecture capable of accessing a pixel aligned M by N array of pixels on the screen of an attached monitor|
|US4943937 *||25 mars 1988||24 juil. 1990||Kabushiki Kaisha Toshiba||Apparatus for processing images having desired gray levels including a three-dimensional frame memory|
|US4959771 *||14 sept. 1989||25 sept. 1990||Prime Computer, Inc.||Write buffer for a digital processing system|
|US5027290 *||17 oct. 1989||25 juin 1991||Digital Equipment Corporation||Computer workstation including video update arrangement|
|US5057837 *||30 janv. 1990||15 oct. 1991||Digital Equipment Corporation||Instruction storage method with a compressed format using a mask word|
|US5113369||6 sept. 1989||12 mai 1992||Kabushiki Kaisha Toshiba||32-bit personal computer using a bus width converter and a latch for interfacing with 8-bit and 16-bit microprocessors|
|US5185599 *||23 juil. 1990||9 févr. 1993||Tektronix, Inc.||Local display bus architecture and communications method for Raster display|
|JPS6383844A||Titre non disponible|
|JPS6488962A||Titre non disponible|
|JPS55129387A||Titre non disponible|
|JPS58136793A *||Titre non disponible|
|JPS60136798A||Titre non disponible|
|JPS60225888A||Titre non disponible|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US8713248||2 juin 2009||29 avr. 2014||Nokia Corporation||Memory device and method for dynamic random access memory having serial interface and integral instruction buffer|
|US20100306458 *||2 juin 2009||2 déc. 2010||Nokia Corporation||Memory device having integral instruction buffer|
|Classification aux États-Unis||345/531, 345/520, 345/537, 345/503, 345/545, 345/571, 345/564|
|Classification internationale||G09G5/39, G09G5/393|
|26 sept. 2003||AS||Assignment|
Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014569/0585
Effective date: 20030912