USRE41625E1 - Semiconductor device and method of fabricating the same - Google Patents

Semiconductor device and method of fabricating the same Download PDF

Info

Publication number
USRE41625E1
USRE41625E1 US10/829,476 US82947604A USRE41625E US RE41625 E1 USRE41625 E1 US RE41625E1 US 82947604 A US82947604 A US 82947604A US RE41625 E USRE41625 E US RE41625E
Authority
US
United States
Prior art keywords
capacitor
insulating film
film
semiconductor device
protective insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/829,476
Inventor
Yoshihisa Nagano
Yasuhiro Uemoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp filed Critical Panasonic Corp
Priority to US10/829,476 priority Critical patent/USRE41625E1/en
Application granted granted Critical
Publication of USRE41625E1 publication Critical patent/USRE41625E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/40—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor

Definitions

  • the present invention relates to a semiconductor device comprising a capacitor having a capacitor insulating film composed of an insulating metal oxide film such as a ferroelectric film or a high-dielectric-constant film and to a method of fabricating the same.
  • a semiconductor device comprising a capacitor having a capacitor insulating film made of an insulating metal oxide such as a ferroelectric film or a high-dielectric-constant film is the development of a process which allows the integration of the capacitor into a CMOS integrated circuit without degrading the properties of the capacitor.
  • the most important point is to prevent the degradation of the properties of the capacitor due to the reduction of an insulating metal oxide composing the capacitor insulating film by hydrogen.
  • FIG. 8 a conventional semiconductor device comprising a capacitor insulating film made of an insulating metal oxide and a fabrication method therefor will be described.
  • a device isolation region 11 is formed in a surface portion of a semiconductor substrate 10 , followed by a gate electrode 13 formed on the semiconductor substrate 10 with a gate insulating film 12 interposed therebetween. Then, impurity ions at a low concentration are implanted by using the gate electrode 13 as a mask. Subsequently, impurity ions at a high concentration are implanted by using the gate electrode 13 and the gate protective insulating film 14 as a mask, whereby impurity diffusion layers 15 each having an LDD structure and serving as a source or drain region of the field-effect transistor is formed.
  • a first protective insulating film 16 is deposited over the entire surface of the semiconductor substrate 10 . Then, a first contact hole is formed in the first protective insulating film 16 and a conductive film is filled in the first contact hole, whereby a first contact plug 17 connected to one of the impurity diffusion layers 15 which serves as the source or drain region of the first field-effect transistor forming a memory cell is formed.
  • a capacitor lower electrode 18 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 17 and a capacitor insulating film 19 composed of an insulating metal oxide are formed on the first protective insulating film 16 .
  • an insulating film 20 is formed on the first protective insulating film 16 to be located between the capacitor lower electrode 18 and the capacitor insulating film 19 .
  • a capacitor upper electrode 21 composed of a multilayer film consisting of a platinum film and a titanium film is formed over the plurality of .capacitor insulating films 19 and the insulating film 20 to have a peripheral portion extending over the first protective insulating film 16 .
  • the foregoing capacitor lower electrode 18 , the capacitor insulating film 19 , and the capacitor upper electrode 21 constitute a capacitor for storing data.
  • the capacitor and the first field-effect transistor constitute a memory cell.
  • a plurality of memory cells constitute a memory cell array.
  • a hydrogen barrier film 22 composed of a silicon nitride film or a boron nitride film is formed to cover the capacitor upper electrode 21 .
  • a second protective insulating film 23 is deposited entirely over the hydrogen barrier film 22 and the first protective insulating film 16 .
  • the hydrogen barrier layer 22 has the function of preventing a hydrogen atom from being diffused in the capacitor upper electrode 21 , reaching the capacitor insulating film 19 , and reducing the insulating metal oxide composing the capacitor insulating film 19 .
  • a second contact hole 27 (see FIG. 9 (a)) is formed in the second protective insulating film 23 and then a third contact hole 28 (see FIG. 9 (b)) is formed in the first and second protective insulating films 16 and 23 .
  • a conductive film is deposited on the second protective insulating film 23 such that the second and third contact holes 27 and 28 are filled therewith and then patterned, thereby forming a second contact plug 24 connected to the capacitor upper electrode 21 , a third contact plug 25 connected to the impurity diffusion layer 15 of the second field-effect transistor forming a sense amp, and a wiring layer 26 for providing a connection between the second and third contact plugs 24 and 25 .
  • a voltage is applied to the capacitor lower electrode 18 for every one bit so that the capacitor lower electrode 18 is connected to the impurity diffusion layer 15 of the first field-effect transistor via the first contact plug 17 .
  • the capacitor upper electrode 21 is connected to the impurity diffusion layer 15 of the second field-effect transistor forming a sense amp via the second contact plug 24 , the wiring layer 26 , and the third contact plug 25 .
  • the present inventors noticed that the insulating metal oxide composing the capacitor insulating film 19 was reduced irrespective of the hydrogen barrier film 22 provided on the capacitor upper electrode 21 with the view to preventing the reduction of the insulating metal oxide and the properties of the capacitor were degraded thereby.
  • the present inventors found that the insulating metal oxide was reduced in accordance with the following mechanism. A description will be given to the mechanism whereby the insulating metal oxide film is reduced irrespective of the hydrogen barrier film 22 provided on the capacitor upper electrode 21 .
  • the capacitor upper electrode 21 is exposed in the second contact hole 27 via the opening formed in the hydrogen barrier film 22 , as shown in FIG. 10 (a).
  • the wiring layer 26 formed by patterning the conductive film deposited on the second protective insulating film 23 is subjected to an annealing process (sintering) performed in a hydrogen atmosphere, a hydrogen atom is diffused in the second contact plug 24 and in the capacitor upper electrode 21 to reach the capacitor insulating film 19 and reduce the insulating metal oxide composing the capacitor insulating film 19 , as shown in FIG. 11 , which also degrades the properties of the capacitor.
  • a semiconductor device comprises: a protective insulating film deposited on a semiconductor substrate having first and second field-effect transistors formed thereon; a capacitor composed of a capacitor lower electrode, a capacitor insulating film made of an insulating metal oxide, and a capacitor upper electrode which are formed in upwardly stacked relationship on the protective insulating film; a first contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the first field-effect transistor and the capacitor lower electrode; and a second contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the second field-effect transistor and the capacitor upper electrode.
  • the capacitor upper electrode of the capacitor is connected directly to the impurity diffusion layer of the second field-effect transistor by the second contact plug formed in the protective insulating film, not by the wiring layer formed on the protective insulating film deposited on the capacitor as in the conventional semiconductor device.
  • This obviates the necessity to form a contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the capacitor upper electrode and hence the necessity for a resist pattern for forming the contact hole.
  • the capacitor upper electrode is covered with the protective insulating film on the capacitor during the formation of the contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the impurity diffusion layer of the second field-effect transistor, there can be circumvented a situation in which hydrogen generated in removing the resist pattern for forming the contact hole by using an oxygen plasma reaches the capacitor insulating film. Even if the wiring layer formed on the protective insulating film on the capacitor is treated with heat in a hydrogen atmosphere, hydrogen in the hydrogen atmosphere is prevented from reaching the capacitor insulating film since the wiring layer is not connected to the capacitor upper electrode. This prevents the reduction of the insulating metal oxide composing the capacitor insulating film and improves the properties of the capacitor.
  • the capacitor insulating film is preferably formed conformally to the capacitor lower electrode, the semiconductor device preferably further comprising: insulating sidewalls formed on respective side surfaces of the capacitor lower electrode and the capacitor insulating film, wherein the capacitor upper electrode is preferably formed over the capacitor insulating film and the sidewalls.
  • the insulating metal oxide film serving as the capacitor insulating film it is sufficient for the insulating metal oxide film serving as the capacitor insulating film to be formed excellently over an upper portion of the capacitor lower electrode having a flat configuration, so that the insulating metal oxide film is formed easily.
  • the sidewalls are preferably made of silicon oxide.
  • the capacitor lower electrode preferably includes a plurality of capacitor lower electrodes formed on the protective insulating film, the semiconductor device preferably further comprising: an insulating film formed between the plurality of capacitor lower electrodes, wherein the capacitor insulating film is preferably formed over the plurality of capacitor lower electrodes and the insulating film.
  • the insulating metal oxide film serving as the capacitor insulating film is formed over the plurality of capacitor lower electrodes and the insulating film having a flat configuration, so that the insulating metal oxide film is formed easily.
  • the insulating film is preferably composed of silicon oxide.
  • the semiconductor device according to the present invention preferably further comprises: a hydrogen barrier film entirely covering the capacitor upper electrode.
  • the arrangement positively prevents a situation in which a hydrogen atom is diffused in the capacitor upper electrode to reach the capacitor insulating film and reduce the insulating metal oxide film composing the capacitor insulating film.
  • each of the first and second contact plugs is preferably made of polysilicon or tungsten.
  • the capacitor insulating film is preferably made of a ferroelectric material having a bismuth layered perovskite structure, lead zirconate titanate (PZT), barium strontium titanate, or tantalum pentaoxide.
  • a method of fabricating a semiconductor device comprises the steps of: depositing a protective insulating film on a semiconductor substrate having first and second field-effect transistors formed thereon; forming a first contact plug and a second contact plug in the protective insulating film, the first contact plug being connected to an impurity diffusion layer serving as a source or drain region of the first field-effect transistor, the second contact plug being connected to an impurity diffusion layer serving as a source or drain region of the second field-effect transistor; forming, on the protective insulating film, a capacitor lower electrode connected directly to the first contact plug; forming, on the capacitor lower electrode, a capacitor insulating film made of an insulating metal oxide; and forming, on the capacitor insulating film, a capacitor upper electrode having a peripheral portion located on the protective insulating film and connected directly to the second contact plug.
  • the capacitor upper electrode of the capacitor is connected directly to the impurity diffusion layer of the second field-effect transistor by the second contact plug formed in the protective insulating film, not by the wiring layer formed on the protective insulating film deposited on the capacitor as in the conventional semiconductor device.
  • This obviates the necessity to form a contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the capacitor upper electrode and therefore the necessity for a resist pattern for forming the contact hole.
  • the capacitor upper electrode is covered with the protective insulating film on the capacitor during the formation of the contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the impurity diffusion layer of the second field-effect transistor, there can be circumvented a situation in which hydrogen generated in removing the resist pattern for forming the contact hole by using an oxygen plasma reaches the capacitor insulating film. Even if the wiring layer formed on the protective insulating film on the capacitor is treated with heat in a hydrogen atmosphere, hydrogen in the hydrogen atmosphere is prevented from reaching the capacitor insulating film since the wiring layer is not connected to the capacitor upper electrode. This prevents the reduction of the insulating metal oxide composing the capacitor insulating film and improves the properties of the capacitor.
  • the method of fabricating a semiconductor device according to the present invention preferably further comprises the step of: forming a hydrogen barrier film covering the capacitor upper electrode.
  • the arrangement positively prevents a situation in which a hydrogen atom is diffused in the capacitor upper electrode to reach the capacitor insulating film and reduce the insulating metal oxide composing the capacitor insulating film.
  • the step of forming the capacitor insulating film preferably includes the step of forming a capacitor insulating film which is conformal to the capacitor lower electrode, the method preferably further comprising, between the step of forming the capacitor insulating film and the step of forming the capacitor upper electrode, the step of: forming insulating sidewalls on respective side surfaces of the capacitor lower electrode and the capacitor insulating film, wherein the step of forming the capacitor upper electrode preferably includes the step of forming the capacitor upper electrode over the capacitor insulating film and the sidewalls.
  • the insulating metal oxide film serving as the capacitor insulating film it is sufficient for the insulating metal oxide film serving as the capacitor insulating film to be formed excellently over an upper portion of the capacitor lower electrode having a flat configuration, so that the insulating metal oxide film is formed easily.
  • the step of forming the capacitor lower electrode preferably includes the step of forming a plurality of capacitor lower electrodes on the protective insulating film, the method preferably further comprising, between the step of forming the capacitor lower electrode and the step of forming the capacitor insulating film, the step of: forming an insulating film between the plurality of capacitor lower electrodes, wherein the step of forming the capacitor insulating film preferably includes the step of forming the capacitor insulating film over the plurality of capacitor lower electrodes and the insulating film.
  • the insulating metal oxide film serving as the capacitor insulating film is formed over the plurality of capacitor lower electrodes and the insulating film having a flat configuration, so that the insulating metal oxide film is formed easily.
  • FIG. 1 is a cross-sectional view of a semiconductor device according to a first embodiment of the present invention
  • FIGS. 2 (a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the first embodiment
  • FIGS. 3 (a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the first embodiment
  • FIG. 4 is a cross-sectional view of a semiconductor device according to a second embodiment of the present invention.
  • FIGS. 5 (a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the second embodiment
  • FIG. 6 is a cross-sectional view of a semiconductor device according to a third embodiment of the present invention.
  • FIGS. 7 (a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the third embodiment
  • FIG. 8 is a cross-sectional view of a conventional semiconductor device
  • FIGS. 9 (a) and (b) are cross-sectional views each illustrating a process step of a conventional method of fabricating a semiconductor device
  • FIGS. 10 (a) to (c) are cross-sectional views illustrating problems associated with the conventional semiconductor device and the fabrication method therefor.
  • FIG. 11 is a cross-sectional views illustrating problems associated with the conventional semiconductor device and the fabrication method therefor.
  • a semiconductor device according to a first embodiment of the present invention will be described with reference to FIG. 1 .
  • a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or the source or drain region of the second field-effect transistor are formed in a surface portion of a semiconductor substrate 100 .
  • a gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105 with a gate insulating film 102 interposed therebetween. The top and side surfaces of the gate electrode 103 are covered with a gate protective insulating film 104 .
  • a first protective insulating film 106 is deposited over the gate protective insulating film 104 and the semiconductor substrate 100 .
  • first and second contact plugs 107 and 108 each composed of a tungsten or polysilicon film.
  • the first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell and a second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor forming a sense amp.
  • a plurality of capacitor lower electrodes 109 each composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 are formed on the first protective insulating film 106 .
  • a capacitor insulating film 110 A made of SrBi 2 (Ta 1-x Nb x )O 9 having a bismuth layered perovskite structure is formed over the plurality of capacitor lower electrodes 109 to extend to the exterior thereof.
  • a capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film and connected to the second contact plug 108 is formed on the capacitor insulating film 110 A.
  • the capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
  • the foregoing capacitor lower electrode 109 , the capacitor insulating film 110 A, and the capacitor upper electrode 111 constitute a capacitor for storing data.
  • the capacitor and the first field-effect transistor constitute a memory cell.
  • a plurality of memory cells constitute a memory array.
  • a second protective insulating film 113 is deposited on the first protective insulating film 106 .
  • a third contact plug 114 connected to the other of the impurity diffusion layers 105 serving as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113 .
  • a wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113 .
  • Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
  • FIGS. 2 (a) and (b) and FIGS. 3 (a) and (b) a description will be given to a method of fabricating the semiconductor device according to the first embodiment.
  • the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100 , followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween. Then, impurity ions at a low concentration are implanted by using the gate electrode 103 as a mask and the gate protective oxide insulating film 104 is formed on the top and side surfaces of the gate electrode 103 .
  • impurity ions at a high concentration are implanted by using the gate electrode 103 and the gate protective insulating film 104 as a mask, whereby the impurity diffusion layers 105 each having an LDD structure and serving as the source or drain region of the first field-effect transistor or the source or drain region of the second field-effect transistor are formed.
  • the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100 and a contact hole is formed by dry etching in the first protective insulating film 106 . Then, a conductive film composed of a tungsten film or a polysilicon film is deposited by CVD over the entire surface of the first protective insulating film 106 .
  • the portion of the conductive film located over the first protective insulating film 106 is removed by an etch-back or CMP process, whereby the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed and the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in the peripheral portion of the memory cell array to form a sense amp is formed.
  • the multilayer film consisting of the titanium film, the titanium nitride film, the iridium oxide film, and the platinum film which are deposited in upwardly stacked relationship is formed over the entire surface of the first protective insulating film 106 and then patterned by dry etching, thereby forming the capacitor lower electrode 109 connected to the first contact plug 107 , as shown in FIG. 2 (b).
  • a ferroelectric film made of SrBi 2 (Ta 1-x Nb x )O 9 having a bismuth layered perovskite structure and having a thickness of about 100 nm to 200 nm is deposited entirely over the capacitor lower electrodes 109 and the first protective insulating film 106 by metal organic decomposition (MOD), metal organic chemical vapor deposition (MOCVD), or sputtering and then patterned, thereby forming the capacitor insulating film 110 A extending over the plurality of capacitor lower electrodes 109 to the exterior thereof.
  • MOD metal organic decomposition
  • MOCVD metal organic chemical vapor deposition
  • a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is formed entirely over the capacitor insulating film 1010 A and the first protective film 106 and then patterned by dry etching, thereby forming the capacitor upper electrode 111 connected to the second contact plug 108 , as shown in FIG. 3 (a).
  • a silicon nitride film or a boron nitride film is deposited entirely over the capacitor upper electrode 111 and the first protective insulating film 106 by CVD or sputtering and then patterned by dry etching, thereby forming the hydrogen barrier film 112 covering the capacitor.
  • the second protective insulating film 113 is deposited entirely over the hydrogen barrier film 112 and the first protective insulating film 106 . Then, a contact hole is formed in the second protective insulating film 113 and in the first protective insulating film 106 .
  • the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106 .
  • the capacitor upper electrode 111 is not connected to the impurity diffusion layer 105 via the second contact plug 24 , the wiring layer 26 , and the third contact plug 25 .
  • a semiconductor device according to a second embodiment of the present invention will be described with reference to FIG. 4 .
  • a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or as the source or drain region of a second field-effect transistor are formed in a surface portion of a semiconductor substrate 100 , similarly to the first embodiment.
  • a gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105 .
  • the top and side surfaces of the gate electrode 103 are covered with the gate protective insulating film 104 .
  • a first protective insulating film 106 is deposited over the semiconductor substrate 100 and the gate protective insulating film 104 .
  • the first protective insulating film 106 there are formed a first contact plug 107 and a second contact plug 108 each composed of a tungsten or polysilicon film.
  • the first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell.
  • the second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in a peripheral portion of the memory cell to serve as a sense amp.
  • a capacitor lower electrode 109 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 is formed on the first protective insulating film 106 .
  • a capacitor insulating film 110 B made of SrBi 2 (Ta 1-x Nb x )O 9 having a bismuth layered perovskite structure and conformal to the capacitor lower electrode 109 is formed on the capacitor lower electrode 109 .
  • the capacitor lower electrode 109 and the capacitor insulating film 110 B have respective side surfaces covered with sidewalls 116 composed of a silicon oxide film.
  • a capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film is formed over the plurality of capacitor lower electrodes 109 and the capacitor insulating film 110 B to extend to the exterior thereof and connected to the second contact plug 108 .
  • the capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
  • the foregoing capacitor lower electrode 109 , the capacitor insulating film 110 B, and the capacitor upper electrode 111 constitute a capacitor for storing data.
  • the capacitor and the first field-effect transistor constitute a memory cell.
  • a plurality of memory cells constitute a memory array.
  • a second protective insulating film 113 is deposited on the first protective insulating film 106 .
  • a third contact plug 114 connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113 .
  • a wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113 .
  • Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
  • FIGS. 5 (a) and (b) a description will be given to a method of fabricating a semiconductor device according to the second embodiment.
  • the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100 , followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween and the gate protective insulating film 104 formed over the gate electrode 103 .
  • the impurity diffusion layers 105 each serving as the source or drain region of the first field-effect transistor or as the source or drain region of the second field-effect transistor and having an LDD structure are formed.
  • the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100 .
  • the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed in the first protective insulating film
  • the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor forming the sense amp is formed in the first protective insulating film 106 .
  • a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film which are deposited in upwardly stacked relationship is formed by sputtering over the entire surface of the first protective insulating film 106 .
  • a ferroelectric film made of SrBi 2 (Ta 1-x Nb x )O 9 having a bismuth layered perovskite structure and having a thickness of 100 nm to 200 nm is deposited on the multilayer film by metal organic decomposition, metal organic chemical vapor deposition, or sputtering.
  • the multilayer film and the ferroelectric film are patterned by dry etching to form the capacitor lower electrode 109 composed of the multilayer film and the capacitor insulating film 110 B composed of the ferroelectric film.
  • the silicon oxide film 108 having a thickness of 300 nm is deposited entirely over the capacitor lower electrode 109 and the capacitor insulating film 110 B and subjected to an isotropic etching, thereby forming the sidewalls 116 on the respective side surfaces of the capacitor lower electrode 109 and the capacitor insulating film 110 B, as shown in FIG. 5 (b).
  • a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is deposited over the capacitor insulating film and the first protective film 106 , similarly to the first embodiment.
  • the multilayer film is patterned by dry etching, thereby forming the capacitor upper electrode 111 (see FIG. 4 ) connected to the second contact plug 108 and then forming the hydrogen barrier film 112 (see FIG. 4 ) covering the capacitor upper electrode 111 .
  • the second protective insulating film 113 is deposited over the hydrogen barrier film 112 and the first protective insulating film 106 .
  • the third contact plug 114 (see FIG. 4 ) connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113 , while the wiring layer 115 (see FIG. 4 ) connected to the third contact plug 114 is formed on the second protective insulating film 113 .
  • the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106 . Since an opening is not formed in the hydrogen barrier film 112 covering the capacitor lower electrode 111 , there can be circumvented a situation in which active hydrogen generated by the catalytic reaction of platinum and a hydrogen atom in a hydrogen atmosphere in which the wiring layer 115 is annealed are diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110 A. Accordingly, the capacitor insulating film 110 A is not reduced by hydrogen and the properties of the capacitor are improved.
  • the second embodiment has deposited the ferroelectric film serving as the capacitor insulating film 110 B on the multilayer film serving as the capacitor lower electrode 109 , i.e., the second embodiment has deposited the ferroelectric film on the flat multilayer film. This allows easy formation of the ferroelectric film.
  • the multilayer film serving as the capacitor upper electrode 111 is deposited after the sidewalls 116 are formed on the respective side surfaces of the capacitor lower electrode 109 and the capacitor insulating film 110 B, there is no conduction between the capacitor lower electrodes 109 .
  • a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or as the source or drain region of a second field-effect transistor are formed in a surface portion of a semiconductor substrate 100 , similarly to the first embodiment.
  • a gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105 .
  • the top and side surfaces of the gate electrode 103 are covered with the gate protective insulating film 104 .
  • a first protective insulating film 106 is deposited over the semiconductor substrate 100 and the gate protective insulating film 104 .
  • the first protective insulating film 106 there are formed a first contact plug 107 and a second contact plug 108 each composed of a tungsten or polysilicon film.
  • the first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell.
  • the second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in a peripheral portion of the memory cell to serve as a sense amp.
  • a capacitor lower electrode 109 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 is formed on the first protective insulating film 106 .
  • An insulating film 117 composed of a silicon oxide film is formed on the first protective insulating film 106 to be located between the capacitor lower electrodes 109 .
  • a capacitor insulating film 10 C made of SrBi 2 (Ta 1-x Nb x ) O 9 having a bismuth layered perovskite structure is formed over the plurality of capacitor lower electrodes 109 and the insulating film 117 to extend to the exterior thereof.
  • a capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film and connected to the second contact plug 108 is formed on the capacitor insulating film 10 C to extend to the exterior thereof.
  • the capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
  • the foregoing capacitor lower electrode 109 , the capacitor insulating film 110 C, and the capacitor upper electrode 111 constitute a capacitor for storing data.
  • the capacitor and the first field-effect transistor constitute a memory cell.
  • a plurality of memory cells constitute a memory array.
  • a second protective insulating film 113 is deposited on the first protective insulating film 106 .
  • a third contact plug 114 connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113 .
  • a wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113 .
  • Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
  • FIGS. 7 (a) and (b) a description will be given to a method of fabricating a semiconductor device according to the third embodiment.
  • the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100 , followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween and the gate protective insulating film 104 formed over the gate electrode 103 .
  • the impurity diffusion layers 105 each serving as the source or drain region of the first field-effect transistor or as the source or drain region of the second field-effect transistor and having an LDD structure are formed.
  • the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100 .
  • the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed in the first protective insulating film
  • the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of-the second field-effect transistor forming the sense amp is formed in the first protective insulating film 106 .
  • a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film which are deposited in upwardly stacked relationship is formed by sputtering over the entire surface of the first protective insulating film 106 .
  • the multilayer film is then patterned by dry etching, thereby forming the capacitor lower electrode 109 .
  • a silicon oxide film 117 A having a thickness of 300 nm is deposited over the entire surface of the capacitor lower electrode 109 .
  • the portion of the silicon oxide film 117 A overlying the capacitor lower electrode 109 is removed by CMP, whereby the insulating film 117 composed of the silicon oxide film 117 A is formed on the first protective insulating film 106 to be located between the capacitor lower electrodes 109 , as shown in FIG. 7 (b).
  • a ferroelectric film made of SrBi 2 (Ta 1-x Nb x )O 9 having a bismuth layered perovskite structure and having a thickness of 100 nm to 200 nm is deposited over the plurality of capacitor lower electrodes 109 and the insulating film 117 by metal organic decomposition, metal organic chemical vapor deposition, or sputtering.
  • the ferroelectric film is then patterned by dry etching to form the capacitor insulating film 10 C extending over the plurality of capacitor lower electrodes 109 to the exterior thereof.
  • a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is deposited over the capacitor insulating film and the first protective film 106 , similarly to the first embodiment.
  • the multilayer film is patterned by dry etching, thereby forming the capacitor upper electrode 111 (see FIG. 6 ) connected to the second contact plug 108 and then forming the hydrogen barrier film 112 (see FIG. 6 ) covering the capacitor upper electrode 111 .
  • the second protective insulating film 113 is deposited over the hydrogen barrier film 112 and the first protective insulating film 106 .
  • the third contact plug 114 (see FIG. 6 ) connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113 , while the wiring layer 115 (see FIG. 6 ) connected to the third contact plug 114 is formed on the second protective insulating film 113 .
  • the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106 . Since an opening is not formed in the hydrogen barrier film 112 covering the capacitor lower electrode 111 , there can be circumvented a situation in which active hydrogen generated by the catalytic reaction of platinum and a hydrogen atom in a hydrogen atmosphere in which the wiring layer 115 is annealed are diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110 A. Accordingly, the capacitor insulating film 110 A is not reduced by hydrogen and the properties of the capacitor are improved.
  • the third embodiment has deposited the ferroelectric film serving as the capacitor insulating film 110 C over the plurality of capacitor lower electrodes 109 and the insulating film 117 having their surfaces planarized. This allows easy formation of the ferroelectric film.
  • each of the capacitor insulating films 110 A, 110 B, and 110 C may also be formed of a ferroelectric film having a bismuth layered perovskite structure having another composition or of a high-dielectric-constant film such as lead zirconate titanate, barium strontium titanate, or tantalum pentaoxide.
  • the capacitor upper electrode 111 has been formed of the multilayer film consisting of the platinum film and the titanium film which are deposited in upwardly stacked relationship or of the multilayer film consisting of the platinum film and the titanium nitride film which are deposited in upwardly stacked relationship, it is not limited thereto.
  • the capacitor upper electrode 111 may be formed appropriately so long as it contains a platinum film, an iridium film, a ruthenium film, a rhodium film, or a multilayer film consisting of some of the films listed above.
  • the capacitor lower electrode 109 has been formed of the multilayer film consisting of the titanium film, the titanium nitride film, the iridium oxide film, and the platinum film which are deposited in upwardly stacked relationship, it is not limited thereto.
  • the capacitor lower electrode 109 may be formed appropriately so long as it contains a platinum film, an iridium film, a ruthenium film, a rhodium film, or a multilayer film consisting of some of the films listed above.

Abstract

A protective insulating film is deposited over first and second field-effect transistors formed on a semiconductor substrate. A capacitor composed of a capacitor lower electrode, a capacitor insulating film composed of an insulating metal oxide film, and a capacitor upper electrode is formed on the protective insulating film. A first contact plug formed in the protective insulating film provides a direct connection between the capacitor lower electrode and an impurity diffusion layer of the first field-effect transistor. A second contact plug formed in the protective insulating film provides a direct connection between the capacitor upper electrode and an impurity diffusion layer of the second field-effect transistor.

Description

BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device comprising a capacitor having a capacitor insulating film composed of an insulating metal oxide film such as a ferroelectric film or a high-dielectric-constant film and to a method of fabricating the same.
With the advancement of digital technology in recent years, there have been increasing tendencies to process or store a larger amount of data. Under such circumstances, electronic equipment has been more sophisticated than ever, which has rapidly increased the integration density of a semiconductor integrated circuit used in the electronic equipment and promoted the miniaturization a semiconductor element used therein.
To increase the integration density of a dynamic RAM composing the semiconductor integrated circuit, research and development has been conducted widely on a technique using a ferroelectric film or a high-dielectric-constant film as a capacitor insulating film in place of a silicon oxide film or a silicon nitride film that has been used conventionally.
To implement an actually usable nonvolatile RAM which operates at a low voltage and permits a high-speed write or read operation performed thereto, vigorous research and development has been conducted on a ferroelectric film having the property of spontaneous polarization.
The most significant challenge to the implementation of a semiconductor device comprising a capacitor having a capacitor insulating film made of an insulating metal oxide such as a ferroelectric film or a high-dielectric-constant film is the development of a process which allows the integration of the capacitor into a CMOS integrated circuit without degrading the properties of the capacitor. In particular, the most important point is to prevent the degradation of the properties of the capacitor due to the reduction of an insulating metal oxide composing the capacitor insulating film by hydrogen.
Referring now to FIG. 8, a conventional semiconductor device comprising a capacitor insulating film made of an insulating metal oxide and a fabrication method therefor will be described.
As shown in FIG. 8, a device isolation region 11 is formed in a surface portion of a semiconductor substrate 10, followed by a gate electrode 13 formed on the semiconductor substrate 10 with a gate insulating film 12 interposed therebetween. Then, impurity ions at a low concentration are implanted by using the gate electrode 13 as a mask. Subsequently, impurity ions at a high concentration are implanted by using the gate electrode 13 and the gate protective insulating film 14 as a mask, whereby impurity diffusion layers 15 each having an LDD structure and serving as a source or drain region of the field-effect transistor is formed.
Next, a first protective insulating film 16 is deposited over the entire surface of the semiconductor substrate 10. Then, a first contact hole is formed in the first protective insulating film 16 and a conductive film is filled in the first contact hole, whereby a first contact plug 17 connected to one of the impurity diffusion layers 15 which serves as the source or drain region of the first field-effect transistor forming a memory cell is formed.
Next, a capacitor lower electrode 18 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 17 and a capacitor insulating film 19 composed of an insulating metal oxide are formed on the first protective insulating film 16. Thereafter, an insulating film 20 is formed on the first protective insulating film 16 to be located between the capacitor lower electrode 18 and the capacitor insulating film 19.
Next, a capacitor upper electrode 21 composed of a multilayer film consisting of a platinum film and a titanium film is formed over the plurality of .capacitor insulating films 19 and the insulating film 20 to have a peripheral portion extending over the first protective insulating film 16. The foregoing capacitor lower electrode 18, the capacitor insulating film 19, and the capacitor upper electrode 21 constitute a capacitor for storing data. The capacitor and the first field-effect transistor constitute a memory cell. A plurality of memory cells constitute a memory cell array.
Next, a hydrogen barrier film 22 composed of a silicon nitride film or a boron nitride film is formed to cover the capacitor upper electrode 21. Then, a second protective insulating film 23 is deposited entirely over the hydrogen barrier film 22 and the first protective insulating film 16. The hydrogen barrier layer 22 has the function of preventing a hydrogen atom from being diffused in the capacitor upper electrode 21, reaching the capacitor insulating film 19, and reducing the insulating metal oxide composing the capacitor insulating film 19.
Next, a second contact hole 27 (see FIG. 9(a)) is formed in the second protective insulating film 23 and then a third contact hole 28 (see FIG. 9(b)) is formed in the first and second protective insulating films 16 and 23. Subsequently, a conductive film is deposited on the second protective insulating film 23 such that the second and third contact holes 27 and 28 are filled therewith and then patterned, thereby forming a second contact plug 24 connected to the capacitor upper electrode 21, a third contact plug 25 connected to the impurity diffusion layer 15 of the second field-effect transistor forming a sense amp, and a wiring layer 26 for providing a connection between the second and third contact plugs 24 and 25.
In a semiconductor memory comprising a capacitor for storing data which has the capacitor insulating film 19 made of an insulating metal oxide, a voltage is applied to the capacitor lower electrode 18 for every one bit so that the capacitor lower electrode 18 is connected to the impurity diffusion layer 15 of the first field-effect transistor via the first contact plug 17. On the other hand, since a voltage is applied to the capacitor upper electrode 21 for every plural bits, the capacitor upper electrode 21 is connected to the impurity diffusion layer 15 of the second field-effect transistor forming a sense amp via the second contact plug 24, the wiring layer 26, and the third contact plug 25.
In the process of inspecting the properties of the capacitor of the semiconductor device obtained by the method described above, the present inventors noticed that the insulating metal oxide composing the capacitor insulating film 19 was reduced irrespective of the hydrogen barrier film 22 provided on the capacitor upper electrode 21 with the view to preventing the reduction of the insulating metal oxide and the properties of the capacitor were degraded thereby.
As a result of making a wide variety of examinations on the cause of the reduction of the insulating metal oxide, the present inventors found that the insulating metal oxide was reduced in accordance with the following mechanism. A description will be given to the mechanism whereby the insulating metal oxide film is reduced irrespective of the hydrogen barrier film 22 provided on the capacitor upper electrode 21.
In the step of forming the second contact hole 27 in the second protective insulating film 23 by using the first resist pattern 29 and removing the first resist pattern 29 by using an oxygen plasma, as shown in FIG. 9(a), and in the step of forming the third contact hole 28 in the first and second protective insulating films 16 and 23 by using the second resist pattern 30 and removing the second resist pattern 30 by using an oxygen plasma, as shown in FIG. 9(b), the capacitor upper electrode 21 is exposed in the second contact hole 27 via the opening formed in the hydrogen barrier film 22, as shown in FIG. 10(a). Although FIG. 10(a) shows the state in which the second resist pattern 30 is formed on the second protective insulating film 23, the capacitor upper electrode 21 is also opposed to the first resist pattern 29 via the opening formed in the hydrogen barrier film 22 even if the second contact hole 27 is formed in the second protective insulating film 23 by using the first resist pattern 29.
As a result, most of OH groups generated in removing the first and second resist patterns 29 and 30 by using the oxygen plasma are evaporated but some of the generated OH groups are decomposed by the catalytic reaction of platinum present on a surface of the capacitor upper electrode 21, so that active hydrogen is generated on the surface of the capacitor upper electrode 21 as shown in FIG. 10(b). Oxygen generated through the decomposition of the OH group is combined with carbon in the resist pattern to form CO, which is evaporated. The active hydrogen generated on the surface of the capacitor upper electrode 21 is diffused in the capacitor upper electrode 21 through the opening of the hydrogen barrier film 22 of the capacitor upper electrode 22 to reach the capacitor insulating film 19 and reduce the insulating metal oxide composing the capacitor insulating film 19, as shown in FIG. 10(c), which degrades the properties of the capacitor.
If the wiring layer 26 formed by patterning the conductive film deposited on the second protective insulating film 23 is subjected to an annealing process (sintering) performed in a hydrogen atmosphere, a hydrogen atom is diffused in the second contact plug 24 and in the capacitor upper electrode 21 to reach the capacitor insulating film 19 and reduce the insulating metal oxide composing the capacitor insulating film 19, as shown in FIG. 11, which also degrades the properties of the capacitor.
SUMMARY OF THE INVENTION
In view of the foregoing, it is therefore an object of the present invention to prevent the reduction of an insulating metal oxide composing a capacitor insulating film and thereby prevent the degradation of the properties of the capacitor.
To attain the object, a semiconductor device according to the present invention comprises: a protective insulating film deposited on a semiconductor substrate having first and second field-effect transistors formed thereon; a capacitor composed of a capacitor lower electrode, a capacitor insulating film made of an insulating metal oxide, and a capacitor upper electrode which are formed in upwardly stacked relationship on the protective insulating film; a first contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the first field-effect transistor and the capacitor lower electrode; and a second contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the second field-effect transistor and the capacitor upper electrode.
In the semiconductor device according to the present invention, the capacitor upper electrode of the capacitor is connected directly to the impurity diffusion layer of the second field-effect transistor by the second contact plug formed in the protective insulating film, not by the wiring layer formed on the protective insulating film deposited on the capacitor as in the conventional semiconductor device. This obviates the necessity to form a contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the capacitor upper electrode and hence the necessity for a resist pattern for forming the contact hole. As a result, there can be circumvented a situation in which hydrogen generated in removing the resist pattern by using an oxygen plasma reaches the capacitor insulating film. Since the capacitor upper electrode is covered with the protective insulating film on the capacitor during the formation of the contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the impurity diffusion layer of the second field-effect transistor, there can be circumvented a situation in which hydrogen generated in removing the resist pattern for forming the contact hole by using an oxygen plasma reaches the capacitor insulating film. Even if the wiring layer formed on the protective insulating film on the capacitor is treated with heat in a hydrogen atmosphere, hydrogen in the hydrogen atmosphere is prevented from reaching the capacitor insulating film since the wiring layer is not connected to the capacitor upper electrode. This prevents the reduction of the insulating metal oxide composing the capacitor insulating film and improves the properties of the capacitor.
In the semiconductor device according to the present invention, the capacitor insulating film is preferably formed conformally to the capacitor lower electrode, the semiconductor device preferably further comprising: insulating sidewalls formed on respective side surfaces of the capacitor lower electrode and the capacitor insulating film, wherein the capacitor upper electrode is preferably formed over the capacitor insulating film and the sidewalls.
In the arrangement, it is sufficient for the insulating metal oxide film serving as the capacitor insulating film to be formed excellently over an upper portion of the capacitor lower electrode having a flat configuration, so that the insulating metal oxide film is formed easily.
In this case, the sidewalls are preferably made of silicon oxide.
In the semiconductor device according to the present invention, the capacitor lower electrode preferably includes a plurality of capacitor lower electrodes formed on the protective insulating film, the semiconductor device preferably further comprising: an insulating film formed between the plurality of capacitor lower electrodes, wherein the capacitor insulating film is preferably formed over the plurality of capacitor lower electrodes and the insulating film.
In the arrangement, the insulating metal oxide film serving as the capacitor insulating film is formed over the plurality of capacitor lower electrodes and the insulating film having a flat configuration, so that the insulating metal oxide film is formed easily.
In this case, the insulating film is preferably composed of silicon oxide.
The semiconductor device according to the present invention preferably further comprises: a hydrogen barrier film entirely covering the capacitor upper electrode.
The arrangement positively prevents a situation in which a hydrogen atom is diffused in the capacitor upper electrode to reach the capacitor insulating film and reduce the insulating metal oxide film composing the capacitor insulating film.
In the semiconductor device according to the present invention, each of the first and second contact plugs is preferably made of polysilicon or tungsten.
In the semiconductor device according to the present invention, the capacitor insulating film is preferably made of a ferroelectric material having a bismuth layered perovskite structure, lead zirconate titanate (PZT), barium strontium titanate, or tantalum pentaoxide.
A method of fabricating a semiconductor device according to the present invention comprises the steps of: depositing a protective insulating film on a semiconductor substrate having first and second field-effect transistors formed thereon; forming a first contact plug and a second contact plug in the protective insulating film, the first contact plug being connected to an impurity diffusion layer serving as a source or drain region of the first field-effect transistor, the second contact plug being connected to an impurity diffusion layer serving as a source or drain region of the second field-effect transistor; forming, on the protective insulating film, a capacitor lower electrode connected directly to the first contact plug; forming, on the capacitor lower electrode, a capacitor insulating film made of an insulating metal oxide; and forming, on the capacitor insulating film, a capacitor upper electrode having a peripheral portion located on the protective insulating film and connected directly to the second contact plug.
In the method of fabricating a semiconductor device according to the present invention, the capacitor upper electrode of the capacitor is connected directly to the impurity diffusion layer of the second field-effect transistor by the second contact plug formed in the protective insulating film, not by the wiring layer formed on the protective insulating film deposited on the capacitor as in the conventional semiconductor device. This obviates the necessity to form a contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the capacitor upper electrode and therefore the necessity for a resist pattern for forming the contact hole. As a result, there can be circumvented a situation in which hydrogen generated in removing the resist pattern by using an oxygen plasma reaches the capacitor insulating film. Since the capacitor upper electrode is covered with the protective insulating film on the capacitor during the formation of the contact hole for providing a connection between the wiring layer formed on the protective insulating film on the capacitor and the impurity diffusion layer of the second field-effect transistor, there can be circumvented a situation in which hydrogen generated in removing the resist pattern for forming the contact hole by using an oxygen plasma reaches the capacitor insulating film. Even if the wiring layer formed on the protective insulating film on the capacitor is treated with heat in a hydrogen atmosphere, hydrogen in the hydrogen atmosphere is prevented from reaching the capacitor insulating film since the wiring layer is not connected to the capacitor upper electrode. This prevents the reduction of the insulating metal oxide composing the capacitor insulating film and improves the properties of the capacitor.
The method of fabricating a semiconductor device according to the present invention preferably further comprises the step of: forming a hydrogen barrier film covering the capacitor upper electrode.
The arrangement positively prevents a situation in which a hydrogen atom is diffused in the capacitor upper electrode to reach the capacitor insulating film and reduce the insulating metal oxide composing the capacitor insulating film.
In the method of fabricating a semiconductor device according to the present invention, the step of forming the capacitor insulating film preferably includes the step of forming a capacitor insulating film which is conformal to the capacitor lower electrode, the method preferably further comprising, between the step of forming the capacitor insulating film and the step of forming the capacitor upper electrode, the step of: forming insulating sidewalls on respective side surfaces of the capacitor lower electrode and the capacitor insulating film, wherein the step of forming the capacitor upper electrode preferably includes the step of forming the capacitor upper electrode over the capacitor insulating film and the sidewalls.
In the arrangement, it is sufficient for the insulating metal oxide film serving as the capacitor insulating film to be formed excellently over an upper portion of the capacitor lower electrode having a flat configuration, so that the insulating metal oxide film is formed easily.
In the method of fabricating a semiconductor device according to the present invention, the step of forming the capacitor lower electrode preferably includes the step of forming a plurality of capacitor lower electrodes on the protective insulating film, the method preferably further comprising, between the step of forming the capacitor lower electrode and the step of forming the capacitor insulating film, the step of: forming an insulating film between the plurality of capacitor lower electrodes, wherein the step of forming the capacitor insulating film preferably includes the step of forming the capacitor insulating film over the plurality of capacitor lower electrodes and the insulating film.
In the arrangement, the insulating metal oxide film serving as the capacitor insulating film is formed over the plurality of capacitor lower electrodes and the insulating film having a flat configuration, so that the insulating metal oxide film is formed easily.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a semiconductor device according to a first embodiment of the present invention;
FIGS. 2(a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the first embodiment;
FIGS. 3(a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the first embodiment;
FIG. 4 is a cross-sectional view of a semiconductor device according to a second embodiment of the present invention;
FIGS. 5(a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the second embodiment;
FIG. 6 is a cross-sectional view of a semiconductor device according to a third embodiment of the present invention;
FIGS. 7(a) and (b) are cross-sectional views illustrating a method of fabricating the semiconductor device according to the third embodiment;
FIG. 8 is a cross-sectional view of a conventional semiconductor device;
FIGS. 9(a) and (b) are cross-sectional views each illustrating a process step of a conventional method of fabricating a semiconductor device;
FIGS. 10(a) to (c) are cross-sectional views illustrating problems associated with the conventional semiconductor device and the fabrication method therefor; and
FIG. 11 is a cross-sectional views illustrating problems associated with the conventional semiconductor device and the fabrication method therefor.
 DETAILED DESCRIPTION OF THE INVENTION EMBODIMENT 1
A semiconductor device according to a first embodiment of the present invention will be described with reference to FIG. 1.
As shown in FIG. 1, a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or the source or drain region of the second field-effect transistor are formed in a surface portion of a semiconductor substrate 100. A gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105 with a gate insulating film 102 interposed therebetween. The top and side surfaces of the gate electrode 103 are covered with a gate protective insulating film 104.
A first protective insulating film 106 is deposited over the gate protective insulating film 104 and the semiconductor substrate 100. In the first protective insulating film 106, there are formed first and second contact plugs 107 and 108 each composed of a tungsten or polysilicon film. The first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell and a second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor forming a sense amp.
A plurality of capacitor lower electrodes 109 each composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 are formed on the first protective insulating film 106. A capacitor insulating film 110A made of SrBi2(Ta1-xNbx)O9 having a bismuth layered perovskite structure is formed over the plurality of capacitor lower electrodes 109 to extend to the exterior thereof.
A capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film and connected to the second contact plug 108 is formed on the capacitor insulating film 110A. The capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
The foregoing capacitor lower electrode 109, the capacitor insulating film 110A, and the capacitor upper electrode 111 constitute a capacitor for storing data. The capacitor and the first field-effect transistor constitute a memory cell. A plurality of memory cells constitute a memory array.
A second protective insulating film 113 is deposited on the first protective insulating film 106. A third contact plug 114 connected to the other of the impurity diffusion layers 105 serving as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113. A wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113. Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
Referring to FIGS. 2(a) and (b) and FIGS. 3(a) and (b), a description will be given to a method of fabricating the semiconductor device according to the first embodiment.
First, as shown in FIG. 2(a), the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100, followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween. Then, impurity ions at a low concentration are implanted by using the gate electrode 103 as a mask and the gate protective oxide insulating film 104 is formed on the top and side surfaces of the gate electrode 103. Subsequently, impurity ions at a high concentration are implanted by using the gate electrode 103 and the gate protective insulating film 104 as a mask, whereby the impurity diffusion layers 105 each having an LDD structure and serving as the source or drain region of the first field-effect transistor or the source or drain region of the second field-effect transistor are formed.
Next, the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100 and a contact hole is formed by dry etching in the first protective insulating film 106. Then, a conductive film composed of a tungsten film or a polysilicon film is deposited by CVD over the entire surface of the first protective insulating film 106. Subsequently, the portion of the conductive film located over the first protective insulating film 106 is removed by an etch-back or CMP process, whereby the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed and the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in the peripheral portion of the memory cell array to form a sense amp is formed.
Next, the multilayer film consisting of the titanium film, the titanium nitride film, the iridium oxide film, and the platinum film which are deposited in upwardly stacked relationship is formed over the entire surface of the first protective insulating film 106 and then patterned by dry etching, thereby forming the capacitor lower electrode 109 connected to the first contact plug 107, as shown in FIG. 2(b).
Next, a ferroelectric film made of SrBi2(Ta1-xNbx)O9 having a bismuth layered perovskite structure and having a thickness of about 100 nm to 200 nm is deposited entirely over the capacitor lower electrodes 109 and the first protective insulating film 106 by metal organic decomposition (MOD), metal organic chemical vapor deposition (MOCVD), or sputtering and then patterned, thereby forming the capacitor insulating film 110A extending over the plurality of capacitor lower electrodes 109 to the exterior thereof.
Next, a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is formed entirely over the capacitor insulating film 1010A and the first protective film 106 and then patterned by dry etching, thereby forming the capacitor upper electrode 111 connected to the second contact plug 108, as shown in FIG. 3(a).
Next, a silicon nitride film or a boron nitride film is deposited entirely over the capacitor upper electrode 111 and the first protective insulating film 106 by CVD or sputtering and then patterned by dry etching, thereby forming the hydrogen barrier film 112 covering the capacitor.
Next, as shown in FIG. 3(b), the second protective insulating film 113 is deposited entirely over the hydrogen barrier film 112 and the first protective insulating film 106. Then, a contact hole is formed in the second protective insulating film 113 and in the first protective insulating film 106. Thereafter, a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship is formed over the entire surface of the second protective insulating film 113 and then patterned, thereby forming the third contact plug 114 connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor and the wiring layer 115 connected to the third contact plug 114.
In the semiconductor device according to the first embodiment and the fabrication method therefor, the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106. Unlike the conventional embodiment shown in FIG. 8, the capacitor upper electrode 111 is not connected to the impurity diffusion layer 105 via the second contact plug 24, the wiring layer 26, and the third contact plug 25. Since an opening is not formed in the hydrogen barrier film 112 covering the capacitor lower electrode 111, there can be circumvented a situation in which active hydrogen generated by the catalytic reaction of platinum is diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110A in the step of removing the resist pattern used to form the second or third contact plug 24 or 25 by using an oxygen plasma and a situation in which a hydrogen atom is diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110A in the step of performing an annealing process with respect to the wiring layer 115 formed on the second protective insulating film. 113 in a hydrogen atmosphere. Accordingly, the insulating metal oxide composing the capacitor insulating film 110A is not reduced by hydrogen and the properties of the capacitor are improved.
EMBODIMENT 2
A semiconductor device according to a second embodiment of the present invention will be described with reference to FIG. 4.
As shown in FIG. 4, a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or as the source or drain region of a second field-effect transistor are formed in a surface portion of a semiconductor substrate 100, similarly to the first embodiment. A gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105. The top and side surfaces of the gate electrode 103 are covered with the gate protective insulating film 104.
Similarly to the first embodiment, a first protective insulating film 106 is deposited over the semiconductor substrate 100 and the gate protective insulating film 104. In the first protective insulating film 106, there are formed a first contact plug 107 and a second contact plug 108 each composed of a tungsten or polysilicon film. The first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell. The second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in a peripheral portion of the memory cell to serve as a sense amp.
A capacitor lower electrode 109 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 is formed on the first protective insulating film 106. A capacitor insulating film 110B made of SrBi2(Ta1-xNbx)O9 having a bismuth layered perovskite structure and conformal to the capacitor lower electrode 109 is formed on the capacitor lower electrode 109. The capacitor lower electrode 109 and the capacitor insulating film 110B have respective side surfaces covered with sidewalls 116 composed of a silicon oxide film.
A capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film is formed over the plurality of capacitor lower electrodes 109 and the capacitor insulating film 110B to extend to the exterior thereof and connected to the second contact plug 108. The capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
The foregoing capacitor lower electrode 109, the capacitor insulating film 110B, and the capacitor upper electrode 111 constitute a capacitor for storing data. The capacitor and the first field-effect transistor constitute a memory cell. A plurality of memory cells constitute a memory array.
Similarly to the first embodiment, a second protective insulating film 113 is deposited on the first protective insulating film 106. A third contact plug 114 connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113. A wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113. Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
Referring to FIGS. 5(a) and (b), a description will be given to a method of fabricating a semiconductor device according to the second embodiment.
First, as shown in FIG. 5(a), the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100, followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween and the gate protective insulating film 104 formed over the gate electrode 103. Thereafter, the impurity diffusion layers 105 each serving as the source or drain region of the first field-effect transistor or as the source or drain region of the second field-effect transistor and having an LDD structure are formed. Then, the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100. After that, the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed in the first protective insulating film, while the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor forming the sense amp is formed in the first protective insulating film 106.
Next, a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film which are deposited in upwardly stacked relationship is formed by sputtering over the entire surface of the first protective insulating film 106. Then, a ferroelectric film made of SrBi2(Ta1-xNbx)O9 having a bismuth layered perovskite structure and having a thickness of 100 nm to 200 nm is deposited on the multilayer film by metal organic decomposition, metal organic chemical vapor deposition, or sputtering. Thereafter, the multilayer film and the ferroelectric film are patterned by dry etching to form the capacitor lower electrode 109 composed of the multilayer film and the capacitor insulating film 110B composed of the ferroelectric film.
Next, the silicon oxide film 108 having a thickness of 300 nm is deposited entirely over the capacitor lower electrode 109 and the capacitor insulating film 110B and subjected to an isotropic etching, thereby forming the sidewalls 116 on the respective side surfaces of the capacitor lower electrode 109 and the capacitor insulating film 110B, as shown in FIG. 5(b).
Next, a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is deposited over the capacitor insulating film and the first protective film 106, similarly to the first embodiment. Thereafter, the multilayer film is patterned by dry etching, thereby forming the capacitor upper electrode 111 (see FIG. 4) connected to the second contact plug 108 and then forming the hydrogen barrier film 112 (see FIG. 4) covering the capacitor upper electrode 111.
Next, the second protective insulating film 113 is deposited over the hydrogen barrier film 112 and the first protective insulating film 106. Thereafter, the third contact plug 114 (see FIG. 4) connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113, while the wiring layer 115 (see FIG. 4) connected to the third contact plug 114 is formed on the second protective insulating film 113.
In the semiconductor device according to the second embodiment and the fabrication method therefor, the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106. Since an opening is not formed in the hydrogen barrier film 112 covering the capacitor lower electrode 111, there can be circumvented a situation in which active hydrogen generated by the catalytic reaction of platinum and a hydrogen atom in a hydrogen atmosphere in which the wiring layer 115 is annealed are diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110A. Accordingly, the capacitor insulating film 110A is not reduced by hydrogen and the properties of the capacitor are improved.
In particular, the second embodiment has deposited the ferroelectric film serving as the capacitor insulating film 110B on the multilayer film serving as the capacitor lower electrode 109, i.e., the second embodiment has deposited the ferroelectric film on the flat multilayer film. This allows easy formation of the ferroelectric film.
Moreover, since the multilayer film serving as the capacitor upper electrode 111 is deposited after the sidewalls 116 are formed on the respective side surfaces of the capacitor lower electrode 109 and the capacitor insulating film 110B, there is no conduction between the capacitor lower electrodes 109.
EMBODIMENT 3
As shown in FIG. 6, a device isolation region 101 and impurity diffusion layers 105 each serving as the source or drain region of a first field-effect transistor or as the source or drain region of a second field-effect transistor are formed in a surface portion of a semiconductor substrate 100, similarly to the first embodiment. A gate electrode 103 is formed on the semiconductor substrate 100 to be located between the pair of impurity diffusion layers 105. The top and side surfaces of the gate electrode 103 are covered with the gate protective insulating film 104.
Similarly to the first embodiment, a first protective insulating film 106 is deposited over the semiconductor substrate 100 and the gate protective insulating film 104. In the first protective insulating film 106, there are formed a first contact plug 107 and a second contact plug 108 each composed of a tungsten or polysilicon film. The first contact plug 107 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming a memory cell. The second contact plug 108 is connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor disposed in a peripheral portion of the memory cell to serve as a sense amp.
A capacitor lower electrode 109 composed of a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film and connected to the first contact plug 107 is formed on the first protective insulating film 106. An insulating film 117 composed of a silicon oxide film is formed on the first protective insulating film 106 to be located between the capacitor lower electrodes 109.
A capacitor insulating film 10C made of SrBi2(Ta1-xNbx) O9 having a bismuth layered perovskite structure is formed over the plurality of capacitor lower electrodes 109 and the insulating film 117 to extend to the exterior thereof.
A capacitor upper electrode 111 composed of a multilayer film consisting of a platinum film and a titanium film or a titanium nitride film and connected to the second contact plug 108 is formed on the capacitor insulating film 10C to extend to the exterior thereof. The capacitor upper electrode 111 is covered with a hydrogen barrier film 112 composed of a silicon nitride film or a boron nitride film.
The foregoing capacitor lower electrode 109, the capacitor insulating film 110C, and the capacitor upper electrode 111 constitute a capacitor for storing data. The capacitor and the first field-effect transistor constitute a memory cell. A plurality of memory cells constitute a memory array.
Similarly to the first embodiment, a second protective insulating film 113 is deposited on the first protective insulating film 106. A third contact plug 114 connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113. A wiring layer 115 connected to the third contact plug 114 is formed on the second protective insulating film 113. Each of the third contact plug 114 and the wiring layer 115 is composed of a multilayer film consisting of a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship or a multilayer film consisting of a titanium film, a titanium nitride film, a tungsten film, a titanium film, a titanium nitride film, an aluminum film, and a titanium nitride film which are deposited in upwardly stacked relationship.
Referring to FIGS. 7(a) and (b), a description will be given to a method of fabricating a semiconductor device according to the third embodiment.
First, as shown in FIG. 7(a), the device isolation region 101 is formed in the surface portion of the semiconductor substrate 100, followed by the gate electrode 103 formed on the semiconductor substrate 100 with the gate insulating film 102 interposed therebetween and the gate protective insulating film 104 formed over the gate electrode 103. Thereafter, the impurity diffusion layers 105 each serving as the source or drain region of the first field-effect transistor or as the source or drain region of the second field-effect transistor and having an LDD structure are formed. Then, the first protective insulating film 106 is deposited over the entire surface of the semiconductor substrate 100. After that, the first contact plug 107 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of the first field-effect transistor forming the memory cell is formed in the first protective insulating film, while the second contact plug 108 connected to one of the impurity diffusion layers 105 which serves as the source or drain region of-the second field-effect transistor forming the sense amp is formed in the first protective insulating film 106.
Next, a multilayer film consisting of a titanium film, a titanium nitride film, an iridium oxide film, and a platinum film which are deposited in upwardly stacked relationship is formed by sputtering over the entire surface of the first protective insulating film 106. The multilayer film is then patterned by dry etching, thereby forming the capacitor lower electrode 109.
Next, a silicon oxide film 117A having a thickness of 300 nm is deposited over the entire surface of the capacitor lower electrode 109. Subsequently, the portion of the silicon oxide film 117A overlying the capacitor lower electrode 109 is removed by CMP, whereby the insulating film 117 composed of the silicon oxide film 117A is formed on the first protective insulating film 106 to be located between the capacitor lower electrodes 109, as shown in FIG. 7(b).
Next, a ferroelectric film made of SrBi2(Ta1-xNbx)O9 having a bismuth layered perovskite structure and having a thickness of 100 nm to 200 nm is deposited over the plurality of capacitor lower electrodes 109 and the insulating film 117 by metal organic decomposition, metal organic chemical vapor deposition, or sputtering. The ferroelectric film is then patterned by dry etching to form the capacitor insulating film 10C extending over the plurality of capacitor lower electrodes 109 to the exterior thereof.
Next, a multilayer film consisting of a platinum film and a titanium film which are deposited in upwardly stacked relationship or a multilayer film consisting of a platinum film and a titanium nitride film which are deposited in upwardly stacked relationship is deposited over the capacitor insulating film and the first protective film 106, similarly to the first embodiment. Thereafter, the multilayer film is patterned by dry etching, thereby forming the capacitor upper electrode 111 (see FIG. 6) connected to the second contact plug 108 and then forming the hydrogen barrier film 112 (see FIG. 6) covering the capacitor upper electrode 111.
Next, the second protective insulating film 113 is deposited over the hydrogen barrier film 112 and the first protective insulating film 106. Thereafter, the third contact plug 114 (see FIG. 6) connected to the other of the impurity diffusion layers 105 which serves as the source or drain region of the second field-effect transistor is formed in the first and second protective insulating films 106 and 113, while the wiring layer 115 (see FIG. 6) connected to the third contact plug 114 is formed on the second protective insulating film 113.
In the semiconductor device according to the third embodiment and the fabrication method therefor, the capacitor upper electrode 111 of the capacitor for storing data which forms the memory cell is connected directly to the impurity diffusion layer 105 of the second field-effect transistor by the second contact plug 108 formed in the first protective insulating film 106. Since an opening is not formed in the hydrogen barrier film 112 covering the capacitor lower electrode 111, there can be circumvented a situation in which active hydrogen generated by the catalytic reaction of platinum and a hydrogen atom in a hydrogen atmosphere in which the wiring layer 115 is annealed are diffused in the capacitor upper electrode 111 to reach the capacitor insulating film 110A. Accordingly, the capacitor insulating film 110A is not reduced by hydrogen and the properties of the capacitor are improved.
In particular, the third embodiment has deposited the ferroelectric film serving as the capacitor insulating film 110C over the plurality of capacitor lower electrodes 109 and the insulating film 117 having their surfaces planarized. This allows easy formation of the ferroelectric film.
Although the capacitor insulating films 110A, 110B, and 110C according to the first to third embodiments have been formed of SrBi2(T1-xNbx)O9, each of the capacitor insulating films 110A, 110B, and 110C may also be formed of a ferroelectric film having a bismuth layered perovskite structure having another composition or of a high-dielectric-constant film such as lead zirconate titanate, barium strontium titanate, or tantalum pentaoxide.
Although the capacitor upper electrode 111 according to each of the first to third embodiments has been formed of the multilayer film consisting of the platinum film and the titanium film which are deposited in upwardly stacked relationship or of the multilayer film consisting of the platinum film and the titanium nitride film which are deposited in upwardly stacked relationship, it is not limited thereto. The capacitor upper electrode 111 may be formed appropriately so long as it contains a platinum film, an iridium film, a ruthenium film, a rhodium film, or a multilayer film consisting of some of the films listed above.
Although the capacitor lower electrode 109 according to each of the first to third embodiments has been formed of the multilayer film consisting of the titanium film, the titanium nitride film, the iridium oxide film, and the platinum film which are deposited in upwardly stacked relationship, it is not limited thereto. The capacitor lower electrode 109 may be formed appropriately so long as it contains a platinum film, an iridium film, a ruthenium film, a rhodium film, or a multilayer film consisting of some of the films listed above.

Claims (8)

1. A semiconductor device comprising:
a protective insulating film deposited on a semiconductor substrate having first and second field-effect transistors formed thereon;
a capacitor composed of a capacitor lower electrode, a capacitor insulating film made of an insulating metal oxide, and a capacitor upper electrode which are formed in upwardly stacked relationship on the protective insulating film;
wherein an edge portion of the capacitor upper electrode is formed onto the protective insulating film;
a first contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the first field-effect transistor and the capacitor lower electrode;
a second contact plug formed in the protective insulating film to provide a direct connection between an impurity diffusion layer serving as a source or drain region of the second field-effect transistor and the edge portion of the capacitor upper electrode; and
a hydrogen barrier film entirely covering the capacitor upper electrode.
2. The semiconductor device of claim 1, wherein the capacitor insulating film is formed conformally to the capacitor lower electrode, the semiconductor device further comprising:
insulating sidewalls formed on respective side surfaces of the capacitor lower electrode and the capacitor insulating film, wherein
the capacitor upper electrode is formed over the capacitor insulting film and the sidewalls.
3. The semiconductor device of claim 2, wherein the sidewalls are made of silicon oxide.
4. The semiconductor device of claim 1, wherein the capacitor lower electrode includes a plurality of capacitor lower electrodes formed on the protective insulating film, the semiconductor device further comprising:
an insulating film formed between the plurality of capacitor lower electrodes, wherein
the capacitor insulating film is formed over the plurality of capacitor lower electrodes and the insulating film.
5. The semiconductor device of claim 4, wherein the insulating film is composed of silicon oxide.
6. The semiconductor device of claim 1, wherein each of the first and second contact plugs is made of polysilicon or tungsten.
7. The semiconductor device of claim 1, wherein the capacitor insulating film is made of a ferroelectric material having a bismuth layered perovskite structure, lead zirconate titanate, barium strontium titanate, or tantalum pentaoxide.
8. The semiconductor device of claim 1,
wherein the first contact plug includes materials different from materials composing the capacitor lower electrode, and
the second contact plug includes materials different from materials composing the capacitor upper electrode.
US10/829,476 1999-05-26 2004-04-22 Semiconductor device and method of fabricating the same Expired - Lifetime USRE41625E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/829,476 USRE41625E1 (en) 1999-05-26 2004-04-22 Semiconductor device and method of fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP14610399 1999-05-26
JP11-146103 1999-05-26
US09/576,971 US6441420B1 (en) 1999-05-26 2000-05-24 Semiconductor device and method of fabricating the same
US10/829,476 USRE41625E1 (en) 1999-05-26 2004-04-22 Semiconductor device and method of fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/576,971 Reissue US6441420B1 (en) 1999-05-26 2000-05-24 Semiconductor device and method of fabricating the same

Publications (1)

Publication Number Publication Date
USRE41625E1 true USRE41625E1 (en) 2010-09-07

Family

ID=15400225

Family Applications (5)

Application Number Title Priority Date Filing Date
US09/576,971 Ceased US6441420B1 (en) 1999-05-26 2000-05-24 Semiconductor device and method of fabricating the same
US10/164,409 Expired - Lifetime US6756282B2 (en) 1999-05-26 2002-06-10 Semiconductor device and method of fabricating the same
US10/829,476 Expired - Lifetime USRE41625E1 (en) 1999-05-26 2004-04-22 Semiconductor device and method of fabricating the same
US10/872,561 Abandoned US20040229429A1 (en) 1999-05-26 2004-06-22 Semiconductor device and method of fabricating the same
US11/270,615 Expired - Lifetime US7531863B2 (en) 1999-05-26 2005-11-10 Semiconductor device and method of fabricating the same

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/576,971 Ceased US6441420B1 (en) 1999-05-26 2000-05-24 Semiconductor device and method of fabricating the same
US10/164,409 Expired - Lifetime US6756282B2 (en) 1999-05-26 2002-06-10 Semiconductor device and method of fabricating the same

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/872,561 Abandoned US20040229429A1 (en) 1999-05-26 2004-06-22 Semiconductor device and method of fabricating the same
US11/270,615 Expired - Lifetime US7531863B2 (en) 1999-05-26 2005-11-10 Semiconductor device and method of fabricating the same

Country Status (6)

Country Link
US (5) US6441420B1 (en)
EP (1) EP1056128A3 (en)
JP (2) JP3759859B2 (en)
KR (1) KR100522211B1 (en)
CN (1) CN1170316C (en)
TW (1) TW454330B (en)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4829678B2 (en) * 2000-10-17 2011-12-07 パナソニック株式会社 Ferroelectric memory and manufacturing method thereof
US6958508B2 (en) * 2000-10-17 2005-10-25 Matsushita Electric Industrial Co., Ltd. Ferroelectric memory having ferroelectric capacitor insulative film
JP3833887B2 (en) * 2000-10-30 2006-10-18 株式会社東芝 Ferroelectric memory and manufacturing method thereof
KR100395766B1 (en) * 2001-02-12 2003-08-25 삼성전자주식회사 Ferroelectric memory device and method of forming the same
KR20020082549A (en) * 2001-04-24 2002-10-31 주식회사 하이닉스반도체 Method of manufacturing high capacitance mim capacitor
CN1290194C (en) 2001-06-25 2006-12-13 松下电器产业株式会社 Capacitance element, semiconductor storage and preparing method thereof
CN1264220C (en) * 2001-09-27 2006-07-12 松下电器产业株式会社 Strong dielectric memory device and its producing method
JP4368085B2 (en) 2002-01-08 2009-11-18 富士通マイクロエレクトロニクス株式会社 Manufacturing method of semiconductor device
KR100450669B1 (en) * 2002-01-30 2004-10-01 삼성전자주식회사 Ferroelectric memory device including oxygen penetration path and encapsulated barrier layer and fabrication method thereof
JP2004146772A (en) * 2002-03-18 2004-05-20 Fujitsu Ltd Semiconductor device and method for manufacturing the same
US20030183868A1 (en) * 2002-04-02 2003-10-02 Peter Fricke Memory structures
JP4316188B2 (en) * 2002-05-29 2009-08-19 富士通マイクロエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP4507532B2 (en) * 2002-08-27 2010-07-21 日亜化学工業株式会社 Nitride semiconductor device
KR100480641B1 (en) * 2002-10-17 2005-03-31 삼성전자주식회사 Metal-Insulator-Metal capacitor having high capacitance, integrated circuit chip having the same and method for manufacturing the same
US7229875B2 (en) * 2002-10-17 2007-06-12 Samsung Electronics Co., Ltd. Integrated circuit capacitor structure
US7297558B2 (en) 2003-04-03 2007-11-20 Fujitsu Limited Method of manufacturing semiconductor device
US6913965B2 (en) * 2003-06-12 2005-07-05 International Busniess Machines Corporation Non-Continuous encapsulation layer for MIM capacitor
TWI228807B (en) * 2003-07-01 2005-03-01 Advanced Semiconductor Eng Wafer level passive component
KR20050033672A (en) * 2003-10-07 2005-04-13 삼성전자주식회사 Semiconductor device having capacitor-under-bitline structure and method of manufacturing the same
JP4316358B2 (en) * 2003-11-27 2009-08-19 株式会社東芝 Semiconductor memory device and manufacturing method thereof
JP3810411B2 (en) * 2004-01-23 2006-08-16 Ｎｅｃエレクトロニクス株式会社 Integrated circuit device
JP4541717B2 (en) * 2004-02-09 2010-09-08 ルネサスエレクトロニクス株式会社 Integrated circuit device and manufacturing method thereof
JP3935475B2 (en) 2004-03-18 2007-06-20 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
WO2005102958A1 (en) * 2004-04-26 2005-11-03 Tdk Corporation Composition for thin film capacitive device, insulating film with high dielectric constant, thin film capacitive device, thin-film laminated capacitor and process for producing thin film capacitive device
US6906908B1 (en) 2004-05-20 2005-06-14 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
JP4025316B2 (en) 2004-06-09 2007-12-19 株式会社東芝 Manufacturing method of semiconductor device
JP2006302987A (en) * 2005-04-18 2006-11-02 Nec Electronics Corp Semiconductor device and its manufacturing method
KR100735521B1 (en) * 2005-10-19 2007-07-04 삼성전자주식회사 Semiconductor device and Method for fabricating the same
JP2007150025A (en) * 2005-11-29 2007-06-14 Seiko Epson Corp Method for manufacturing ferroelectric memory
CN101379591B (en) * 2006-02-10 2010-12-22 Nxp股份有限公司 Semiconductor device and method of manufacturing thereof
JP4557903B2 (en) * 2006-02-10 2010-10-06 パナソニック株式会社 Semiconductor device and manufacturing method thereof
JP4780616B2 (en) 2006-04-25 2011-09-28 パナソニック株式会社 Semiconductor memory device
JP2008108761A (en) 2006-10-23 2008-05-08 Elpida Memory Inc Method of manufacturing dynamic random access memory
KR100823168B1 (en) * 2007-01-08 2008-04-18 삼성전자주식회사 Ferroelectric memory device and method for forming the same
US7592273B2 (en) * 2007-04-19 2009-09-22 Freescale Semiconductor, Inc. Semiconductor device with hydrogen barrier and method therefor
JP5292878B2 (en) * 2008-03-26 2013-09-18 富士通セミコンダクター株式会社 Manufacturing method of semiconductor device
US8624214B2 (en) 2008-06-10 2014-01-07 Panasonic Corporation Semiconductor device having a resistance variable element and a manufacturing method thereof
US20100224960A1 (en) * 2009-03-04 2010-09-09 Kevin John Fischer Embedded capacitor device and methods of fabrication
JP5327139B2 (en) * 2010-05-31 2013-10-30 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
JP6336826B2 (en) * 2014-06-04 2018-06-06 ルネサスエレクトロニクス株式会社 Semiconductor device

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5284799A (en) 1991-03-27 1994-02-08 Sony Corporation Method of making a metal plug
JPH0637280A (en) 1992-07-17 1994-02-10 Toshiba Corp Semiconductor memory device
JPH0685193A (en) 1992-09-07 1994-03-25 Nec Corp Semiconductor device
JPH06177347A (en) 1992-09-11 1994-06-24 Toshiba Corp Semiconductor device and its manufacture
US5335138A (en) 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
US5371700A (en) 1992-10-19 1994-12-06 Sharp Kabushiki Kaisha Semiconductor memory device with covered sidewall spacers
JPH0794600A (en) 1993-06-29 1995-04-07 Mitsubishi Electric Corp Semiconductor device and fabrication thereof
US5486713A (en) * 1993-01-05 1996-01-23 Nec Corporation Semiconductor device having a capacitor
US5567636A (en) * 1995-02-27 1996-10-22 Motorola Inc. Process for forming a nonvolatile random access memory array
US5644151A (en) * 1994-05-27 1997-07-01 Nippon Steel Corporation Semiconductor memory device and method for fabricating the same
US5672533A (en) 1990-04-27 1997-09-30 Mitsubishi Denki Kabushiki Kaisha Field effect transistor having impurity regions of different depths and manufacturing method thereof
US5789303A (en) 1994-11-28 1998-08-04 Northern Telecom Limited Method of adding on chip capacitors to an integrated circuit
US5844771A (en) * 1996-06-26 1998-12-01 Micron Technology, Inc. Capacitor construction
JPH10340871A (en) 1997-06-06 1998-12-22 Toshiba Corp Polishing method and manufacture of semiconductor device
JPH118355A (en) 1997-06-16 1999-01-12 Nec Corp Ferroelectric memory
JPH1168041A (en) 1997-08-21 1999-03-09 Nec Corp Structure for semiconductor device and its manufacture
US5880991A (en) 1997-04-14 1999-03-09 International Business Machines Corporation Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure
JPH11126881A (en) 1997-10-23 1999-05-11 Hitachi Ltd Semiconductor device having high ferroelectric thin-film capacitor and manufacture thereof
US6121648A (en) * 1999-03-31 2000-09-19 Radiant Technologies, Inc Ferroelectric based memory devices utilizing hydrogen getters and recovery annealing
US6249014B1 (en) 1998-10-01 2001-06-19 Ramtron International Corporation Hydrogen barrier encapsulation techniques for the control of hydrogen induced degradation of ferroelectric capacitors in conjunction with multilevel metal processing for non-volatile integrated circuit memory devices
US6509601B1 (en) 1998-07-31 2003-01-21 Samsung Electronics Co., Ltd. Semiconductor memory device having capacitor protection layer and method for manufacturing the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3417167B2 (en) * 1995-09-29 2003-06-16 ソニー株式会社 Capacitor structure of semiconductor memory device and method of forming the same
JP3098474B2 (en) * 1997-10-31 2000-10-16 日本電気株式会社 Method for manufacturing semiconductor device
US6242299B1 (en) * 1999-04-01 2001-06-05 Ramtron International Corporation Barrier layer to protect a ferroelectric capacitor after contact has been made to the capacitor electrode

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5672533A (en) 1990-04-27 1997-09-30 Mitsubishi Denki Kabushiki Kaisha Field effect transistor having impurity regions of different depths and manufacturing method thereof
US5284799A (en) 1991-03-27 1994-02-08 Sony Corporation Method of making a metal plug
JPH0637280A (en) 1992-07-17 1994-02-10 Toshiba Corp Semiconductor memory device
US5414655A (en) 1992-07-17 1995-05-09 Kabushiki Kaisha Toshiba Semiconductor memory device having a stack-type capacitor
JPH0685193A (en) 1992-09-07 1994-03-25 Nec Corp Semiconductor device
JPH06177347A (en) 1992-09-11 1994-06-24 Toshiba Corp Semiconductor device and its manufacture
US5371700A (en) 1992-10-19 1994-12-06 Sharp Kabushiki Kaisha Semiconductor memory device with covered sidewall spacers
US5486713A (en) * 1993-01-05 1996-01-23 Nec Corporation Semiconductor device having a capacitor
US5335138A (en) 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
JPH0794600A (en) 1993-06-29 1995-04-07 Mitsubishi Electric Corp Semiconductor device and fabrication thereof
US5644151A (en) * 1994-05-27 1997-07-01 Nippon Steel Corporation Semiconductor memory device and method for fabricating the same
US5789303A (en) 1994-11-28 1998-08-04 Northern Telecom Limited Method of adding on chip capacitors to an integrated circuit
US5567636A (en) * 1995-02-27 1996-10-22 Motorola Inc. Process for forming a nonvolatile random access memory array
US5844771A (en) * 1996-06-26 1998-12-01 Micron Technology, Inc. Capacitor construction
US5880991A (en) 1997-04-14 1999-03-09 International Business Machines Corporation Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure
JPH10340871A (en) 1997-06-06 1998-12-22 Toshiba Corp Polishing method and manufacture of semiconductor device
JPH118355A (en) 1997-06-16 1999-01-12 Nec Corp Ferroelectric memory
JPH1168041A (en) 1997-08-21 1999-03-09 Nec Corp Structure for semiconductor device and its manufacture
JPH11126881A (en) 1997-10-23 1999-05-11 Hitachi Ltd Semiconductor device having high ferroelectric thin-film capacitor and manufacture thereof
US6509601B1 (en) 1998-07-31 2003-01-21 Samsung Electronics Co., Ltd. Semiconductor memory device having capacitor protection layer and method for manufacturing the same
US6249014B1 (en) 1998-10-01 2001-06-19 Ramtron International Corporation Hydrogen barrier encapsulation techniques for the control of hydrogen induced degradation of ferroelectric capacitors in conjunction with multilevel metal processing for non-volatile integrated circuit memory devices
US6121648A (en) * 1999-03-31 2000-09-19 Radiant Technologies, Inc Ferroelectric based memory devices utilizing hydrogen getters and recovery annealing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
European Search report dated Oct. 21, 2003.

Also Published As

Publication number Publication date
US6756282B2 (en) 2004-06-29
KR20010020905A (en) 2001-03-15
US20060065918A1 (en) 2006-03-30
CN1275808A (en) 2000-12-06
EP1056128A3 (en) 2003-12-03
CN1170316C (en) 2004-10-06
KR100522211B1 (en) 2005-10-14
US20040229429A1 (en) 2004-11-18
EP1056128A2 (en) 2000-11-29
TW454330B (en) 2001-09-11
JP2005277443A (en) 2005-10-06
US6441420B1 (en) 2002-08-27
US20020149045A1 (en) 2002-10-17
JP3759859B2 (en) 2006-03-29
US7531863B2 (en) 2009-05-12
JP2001044376A (en) 2001-02-16

Similar Documents

Publication Publication Date Title
USRE41625E1 (en) Semiconductor device and method of fabricating the same
US6730951B2 (en) Capacitor, semiconductor memory device, and method for manufacturing the same
EP1276139B1 (en) Capacitor and method of manufacturing the same
JP4025829B2 (en) Semiconductor device and manufacturing method thereof
US20100224921A1 (en) Semiconductor device including ferroelectric capacitor
JP5251129B2 (en) Semiconductor device and manufacturing method thereof
KR100973703B1 (en) Semiconductor device and method for manufacturing same
JP3643091B2 (en) Semiconductor memory device and manufacturing method thereof
US20020042185A1 (en) Semiconductor integrated circuit device and manufacturing method thereof
US6847074B2 (en) Semiconductor memory device
US7501675B2 (en) Semiconductor device and method of manufacturing the same
US20020029373A1 (en) Semiconductor memory device and method for manufacturing the same
US7052951B2 (en) Ferroelectric memory devices with enhanced ferroelectric properties and methods for fabricating such memory devices
JP2005057103A (en) Semiconductor device and its manufacturing method
US6700147B1 (en) Semiconductor device and method of manufacturing the same
JP4002882B2 (en) Capacitor element, semiconductor memory device and manufacturing method thereof
EP1061582A2 (en) Capacitor and method of fabricating the same
JP3967315B2 (en) Capacitor element, semiconductor memory device and manufacturing method thereof
JP2007035915A (en) Semiconductor device and its manufacturing method
JP2005011866A (en) Semiconductor device and its manufacturing method
JP2007042705A (en) Semiconductor device and its manufacturing method
JP2008098219A (en) Semiconductor storage device and method for manufacturing the same

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12