USRE44804E1 - Dynamic performance adjustment of computation means - Google Patents
Dynamic performance adjustment of computation means Download PDFInfo
- Publication number
- USRE44804E1 USRE44804E1 US12/221,187 US22118708A USRE44804E US RE44804 E1 USRE44804 E1 US RE44804E1 US 22118708 A US22118708 A US 22118708A US RE44804 E USRE44804 E US RE44804E
- Authority
- US
- United States
- Prior art keywords
- circuit
- voltage
- dynamic performance
- adjustment
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/329—Power saving characterised by the action undertaken by task scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- This invention relates to the field of computer performance maximization. More particularly, the present invention relates to managing processor performance in a handheld computer with a flexible control system and method that is dynamically adaptable to achieve conservation of limited energy and power resources.
- Electronic systems and circuits have made a significant contribution towards the advancement of modern society and are utilized in a number of applications to achieve advantageous results.
- Numerous electronic technologies such as digital computers, calculators, audio devices, video equipment, and telephone systems facilitate increased productivity and cost reduction in analyzing and communicating data, ideas and trends in most areas of business, science, education and entertainment.
- electronic systems designed to produce these results consume power and energy resources for these devices, such as battery power sources in portable handheld devices (e.g., a palmtop computer), are often limited and expended quickly.
- Traditional attempts to conserve energy are typically limited and do not facilitate efficient energy conservation when power demands are greater than zero but less than a maximum.
- CMOS complementary metal-oxide-semiconductor
- PIM Personal Information Management
- MIPS Million Instructions Per Second
- V.90 a V.90 modem that requires approximately twice as may comparable processing cycles per unit of time (e.g., per second) as a modem which implements a slower V.34 protocol.
- an electronic systems maximum capacity is designed in accordance with the greatest task envisioned by the designers and support (e.g., clock speed, operating voltage, etc.) is continuously provided at maximized levels. This often results in significant inefficiencies. For example, a power supply and clock typically continue to provide a maximum voltage power signal and a maximum frequency clock signal to a processor even when the processor is capable of performing a task at a lower frequency and voltage level. Typically, the minimum frequency and power required to adequately perform many tasks is less than the maximum designed clock frequencies and voltage power levels but the electronic system continues to supply the maximum voltage power signal and maximum frequency clock signal.
- V.90 capable modem when a V.90 capable modem is required to operate at less than its maximum speed (e.g., due to line conditions or compatibility with another modem) the maximum operational capacity to run V.90 is not utilized by the system but support (e.g., power supply levels) is nevertheless supplied at the maximum capacity level.
- support e.g., power supply levels
- Some traditional power conservation techniques attempt to increase the granularity of performance control in electronic systems in which functionality is partitioned between multiple devices, subsystems or co-processors. For example, a subsystem that is not actively processing may be halted while another continues to function. This approach is still limited and fundamentally bi-static in nature with regards to any particular subsystem or co-process, the power supply continuously supports operation of the particular subsystem or coprocessor at the maximum rate and does not allow the device to variably throttle power consumption when the processing demands on the particular subsystem or co-processor are less than maximum but greater than zero. In addition, these traditional attempts compound inefficiencies by requiring extra hardware to implement each of the multiple subsystems.
- a palmtop computer system is a computer that is small enough to be held in the hand of a user and can be “palm-sized.” Most palmtop computer systems are used to implement various Personal Information Management (PIM) applications such as an address book, a daily organizer and electronic notepads, to name a few.
- PIM Personal Information Management
- One of the primary advantages of a palmtop computer is mobility and the power source often comprises a relatively small internal battery with a limited life and ability to supply energy. Inefficient power consumption often has significant adverse affects on the ease of use and the battery life of handheld computers.
- the system and method should be flexibly adaptable to various performance capabilities between a maximum performance level and a minimum performance level.
- the system and method should provide relative power conservation while permitting processing to be performed.
- the present invention system and method dynamically adjusts the performance of a functional circuit (e.g., processor) and is flexibly adaptable to various performance capabilities between a maximum performance level and a minimum performance level.
- the dynamic performance adjustment system and method of the present invention provides relative power conservation while permitting processing to be performed.
- a dynamic performance adjustment system and method are implemented in a handheld computer.
- the present invention is a dynamic performance adjustment system and method that flexibly adjusts the clock frequency and the voltage of a functional circuit to adjust its performance.
- a dynamic performance adjustment system and method facilitates flexible power conservation.
- a dynamic performance adjustment control circuit controls performance adjustments to a logic circuit (e.g., a processor) and adjusts support functions (e.g., power supply) for the logic circuit.
- the logic circuit performs operational functions (e.g., processing) or tasks that have different performance requirements. For example, some tasks performed by the logic circuit are required to be performed in a relatively short duration and other tasks performed by logic circuit have relatively longer time limitations.
- the dynamic performance adjustment control circuit adjusts the frequency and voltage at which the logic circuit operates to a relatively greater frequency and voltage for tasks required to be performed in a shorter duration of time, and adjusts the frequency and voltage at which the logic circuit operates to a relatively lower frequency and voltage for tasks with longer timing tolerances.
- a dynamic performance adjustment system and method includes provisions to manage a transition in performance and support functions in a manner that reduces the risk of spurious signals or “glitches.”
- FIG. 1 is a block diagram of one embodiment of a dynamic performance circuit adjustment system of the present invention.
- FIG. 2A is a perspective illustration of the top face of one embodiment of a hand held or palmtop computer system implementation of the present invention.
- FIG. 2B illustrates the bottom side of one embodiment of a hand held or palmtop computer system implementation of the present invention.
- FIG. 3 is an exploded view of a hand held computer system in accordance with one implementation of the present invention.
- FIG. 4 is a block diagram of a computer system included in one embodiment of the present invention.
- FIG. 5 is a block diagram of one embodiment of a dynamic performance circuit adjustment system of the present invention implemented in a palm computer system.
- FIG. 6 is an illustration of one embodiment of a performance determination table utilized in one embodiment of the present invention.
- FIG. 7 is an illustration of one embodiment of a dynamic performance circuit adjustment system of the present invention in which a processor in a controlled logic circuit also provides performance control processing functions.
- FIG. 8 is a block diagram of one embodiment of a dynamic performance circuit adjustment method of the present invention.
- FIG. 9 is a flow chart of one exemplary present invention dynamic adjustment method for dynamically adjusting the performance of a functional circuit.
- the present invention is a functional circuit (e.g., a processor, analog circuit, etc.) performance adjustment system and method.
- the present invention facilitates adjustments to the performance of a functional circuit and support functions.
- a dynamic performance adjustment system and method of the present invention is capable of adjusting performance (e.g., voltage and clock speed) in a manner that provides power conservation when a task does not require a functional circuit at its maximum capability.
- a dynamic performance adjustment system and method determines when the maximum capacity of a functional circuit is not required to perform a task and adjusts a power supply voltage accordingly.
- FIG. 1 is a block diagram of dynamic performance circuit adjustment system 100 , in a accordance with one embodiment of the present invention.
- Dynamic performance circuit adjustment system 100 comprises dynamic-performance adjustment control circuit 110 and functional circuit 120 (e.g., a processor, modem, amplification circuit, etc.).
- Dynamic performance adjustment control circuit 110 controls performance adjustments to functional circuit 120 and adjustments of support functions for functional circuit 120 .
- Functional circuit 120 performs normal operational functions (e.g., processing) or tasks. Different functions or tasks performed by functional circuit 120 have different performance requirements. For example, some tasks performed by functional circuit 120 are required to be performed in a relatively short duration of time and other tasks performed by functional circuit 120 have relatively longer time limitations.
- dynamic performance adjustment control circuit 110 adjusts the frequency and voltage at which functional circuit 120 operates to a relatively greater frequency and voltage for tasks required to be performed in a shorter duration of time, and adjusts the frequency and voltage at which functional circuit 120 operates to a relatively lower frequency and voltage for tasks with longer timing tolerances. For example, dynamic performance adjustment control circuit 110 adjusts the frequency and voltage at which functional circuit 120 operates to a relatively greater frequency and voltage for tasks a higher degree of processing power, and adjusts the frequency and voltage at which functional circuit 120 operates to a relatively lower frequency and voltage for tasks requiring a lesser degree of processing power. Thus, dynamic performance adjustment control circuit 110 facilitates reductions in power consumption by reducing the voltage supplied to functional circuit 120 .
- dynamic performance adjustment control circuit 110 receives a performance indication signal 130 indicating the performance requirements of functional circuit 120 for a particular task. Dynamic performance adjustment control circuit 110 then makes an adjustment to a performance input signal 140 (e.g., clock signal) and/or a support signal 145 (e.g., power supply signal) to functional circuit 120 to dynamically adjust. In one exemplary implementation of the present invention, dynamic performance adjustment control circuit 110 controls an adjustment to the frequency of a performance input signal 140 (e.g., clock signal) input to functional circuit 120 and the voltage level of a support signal 145 (e.g., power supply input signal) to functional circuit 120 .
- a performance input signal 140 e.g., clock signal
- a support signal 145 e.g., power supply input signal
- dynamic performance adjustment control circuit 110 stops a clock signal to functional circuit 120 and sets a functional circuit 120 power supply input signal to zero volts when functional circuit 120 is not performing operations.
- dynamic performance adjustment control circuit 110 comprises a processor.
- dynamic performance adjustment control circuit 110 comprises a state machine.
- dynamic performance adjustment control circuit 110 manages adjustment timing to facilitate the reduction of errors or glitches.
- functional circuit 120 ceases active operations while dynamic performance adjustment control circuit 110 makes changes to performance (e.g., clock rates) and/or support functions (e.g., power supply voltages). Ceasing functional circuit 120 operations during the stabilization period reduces the risk of adverse impact from glitches or fluctuations resulting from clock generation and/or clock control circuits that generate spurious signals while changing frequencies. Similarly, preventing functional circuit 120 from performing operations during the stabilization period also reduces the risk of errors associated with changing voltages during functional circuit 120 executions, whether implemented internally or externally to an integrated circuit.
- dynamic performance adjustment control circuit 110 facilitates the reduction of errors or glitches on the fly without a functional circuit ceasing operations.
- the present invention comprises “glitch eaters”. For example, Schmidt triggers that clean edges of a signal if they are not full magnitude or utilizing capacitor elements.
- Another embodiment includes a clock divider that divides a clock signal, the divide division gives more stability because additional pulses in the divided down forma are narrower and it is not as critical if there is an extra pulse.
- a first waveform is combined with a second waveform through a logic AND and generates a minimum clock period to prevent smaller pulses.
- dynamic performance adjustment control circuit 110 transmits an operation control signal 150 to functional circuit 120 .
- Operation control signal 150 directs functional circuit 120 to cease operations for a period of time sufficient to permit dynamic performance adjustment control circuit 110 to make changes to performance input signal 140 and/or support signal 145 and permit the system to stabilize.
- Functional circuit 120 signals dynamic performance adjustment control circuit 110 to change performance and/or support functions and then ceases active operation. After making the changes and the system has sufficiently stabilized, dynamic performance adjustment control circuit 110 transmits an operation control signal 150 notifying functional circuit 120 to resume operations.
- a dynamic performance circuit adjustment system of the present invention is also applicable to variety of analog embodiments.
- a dynamic performance circuit adjustment system of the present invention is utilized in an analog system (e.g., a Walkman portable radio) to adjust the operating voltage of a functional circuit (e.g., an amplifier circuit) in accordance with a performance requirement. For example, the voltage of an amplification circuit is increased to accommodate greater frequency or volume requirements and deceased to conserve power when lower frequency or volume is adequate.
- an analog system e.g., a Walkman portable radio
- FIG. 2A is a perspective illustration of the top face 200 a of one embodiment of a hand held or palmtop computer system.
- the top face 200 a contains a display screen 205 surrounded by a bezel or cover.
- a removable stylus 280 and on/off button 295 are also shown.
- the display screen 205 is a touch screen able to register contact between the screen and the tip of the stylus 280 .
- the top face 200 a also contains one or more dedicated and/or programmable buttons 275 for selecting information and causing the computer system to implement functions.
- FIG. 2A is a perspective illustration of the top face 200 a of one embodiment of a hand held or palmtop computer system.
- the top face 200 a contains a display screen 205 surrounded by a bezel or cover.
- a removable stylus 280 and on/off button 295 are also shown.
- the display screen 205 is a touch screen able to register contact between the screen and the tip of the stylus 280 .
- FIG. 2A also illustrates a handwriting recognition pad or “digitizer” containing two regions 206 a and 206 b.
- Region 206 a is for the drawing of alpha characters therein for automatic recognition and region 206 b is for the drawing of numeric characters therein for automatic recognition.
- the stylus 280 is used for stroking a character within one of the regions 206 a and 206 b.
- the stroke information is then fed to an internal processor for automatic character recognition. Once characters are recognized, they are typically displayed on the screen 205 for verification and/or modification.
- FIG. 2B illustrates the bottom side 200 b of one embodiment of a hand held or palmtop computer system.
- An optional extendible antenna 285 is utilized for wireless communications (e.g., cellular phone, radio, etc.).
- Battery storage compartment door 290 provides access for battery replacement.
- Serial communication interface 208 provides a communication port for communications with peripheral devices (e.g., a palm cradle, landline phone modem, etc.).
- FIG. 3 is an exploded view of the hand held computer system 300 in accordance with one implementation of the present invention.
- Hand held computer system 300 includes front cover 310 having an outline of region 306 and holes 375 a for receiving buttons 375 b.
- a flat panel display 305 (both liquid crystal display and touch screen) fits into front cover 310 . Any of a number of display technologies can be used (e.g., LCD, FED, plasma, etc.) for the flat panel display 305 .
- a battery 315 provides electrical power.
- a contrast adjustment (potentiometer) 320 is also shown.
- On/off button 395 is shown along with an infrared emitter and detector device 364 .
- a flex circuit 330 is shown along with a PC board 325 containing electronics and logic (e.g., memory, communication bus, processor, etc.) for implementing computer system functionality.
- the digitizer pad is also included in PC board 325 .
- a midframe 335 is shown along with stylus 380 .
- Hand held computer system 300 is capable of communicating with other devices. Position adjustable antenna 385 for transmitting and receiving communication signals is shown. A radio receiver/transmitter device 340 is also shown between the midframe and the rear cover 345 of FIG. 3 . The receiver/transmitter device 340 is coupled to the antenna 385 and also coupled to communicate with the PC board 325 . In one implementation of the present invention, the Mobitex wireless communication system is used to provide two way communication between system 300 and other networked computers and/or the Internet via a proxy server. Communication interface 377 is coupled to PC board 325 and provides a communications port (e.g., a serial port) for communicating signals to and from a peripheral device.
- a communications port e.g., a serial port
- FIG. 4 is a block diagram of computer system 400 , some of which is implemented on PC board 325 .
- Computer system 400 includes address/data bus 410 , central processor 401 , volatile memory 402 (e.g., random access memory RAM), non-volatile memory 403 (e.g., read only memory ROM), optional removable data storage device 404 (e.g., memory stick), display device 405 , optional alphanumeric input device 406 , optional cursor control or directing device 407 , and signal communication port 408 , modem 409 and main dynamic control adjustment circuit 110 411.
- volatile memory 402 e.g., random access memory RAM
- non-volatile memory 403 e.g., read only memory ROM
- optional removable data storage device 404 e.g., memory stick
- display device 405 e.g., optional alphanumeric input device 406 , optional cursor control or directing device 407 , and signal communication port 408 , modem 409 and main dynamic control adjustment circuit
- Address/data bus 410 is coupled to central processor 401 , volatile memory 402 (e.g., random access memory RAM), non-volatile memory 403 (e.g., read only memory ROM), optional removable data storage device 404 (e.g., memory stick), display device 405 , optional alphanumeric input device 406 , optional cursor control or directing device 407 , and signal communication port 408 , modem 409 and main dynamic control adjustment circuit 110 411.
- volatile memory 402 e.g., random access memory RAM
- non-volatile memory 403 e.g., read only memory ROM
- optional removable data storage device 404 e.g., memory stick
- display device 405 e.g., optional alphanumeric input device 406 , optional cursor control or directing device 407 , and signal communication port 408 , modem 409 and main dynamic control adjustment circuit 110 411.
- central processor 401 includes main dynamic control adjustment circuit 110 411.
- the components of computer system 400 cooperatively function to provide a variety of functions, including PIM, communications, etc.
- Address/data bus 410 communicates information
- central processor 401 processes information and instructions
- volatile memory 402 e.g., random access memory RAM
- non-volatile memory 403 e.g., read only memory ROM
- Optional removable data storage device 404 e.g., memory stick
- Display device 405 displays information to the computer user and an optional alphanumeric input device 406 is an input device, which in one implementation is a handwriting recognition pad (“digitizer”) having regions 306 a and 306 b (see FIG. 3A ).
- digitalizer handwriting recognition pad
- Optional directing device 407 also communicates user input information and command selections to the central processor 401 via a touch screen capable of registering a position on the screen 405 where the stylus makes contact.
- Signal Communication port 408 is a communication interface (e.g., serial communications port 308 ) for communicating signals to and from a coupled peripheral device (not shown).
- Modem 409 facilitates communications with other devices.
- Main dynamic control adjustment circuit 110 411 controls adjustments to the performance of other components (e.g., processor 410 , modem 409 , etc.) and comprises a variety of configurations in different implementations. In one embodiment of the present invention, main dynamic control adjustment circuit 110 411 controls adjustments to the support functions (e.g., power supplies) to other components.
- FIG. 5 is block diagram of dynamic performance circuit adjustment system 500 in accordance with one embodiment of the present invention.
- dynamic performance circuit adjustment system 500 is implemented in palm computer system 300 .
- Dynamic performance circuit adjustment system 500 comprises main dynamic adjustment control circuit 550 , clock circuit 520 , voltage supply circuit 530 , and logic circuit 570 .
- Clock circuit 520 comprises a high frequency output 521 and a low frequency output 522 .
- Voltage supply circuit 530 comprises high voltage output 531 and low voltage output 532 .
- Main dynamic adjustment control circuit 550 is coupled to clock circuit 520 , voltage supply circuit 530 , and logic circuit 570 .
- Logic circuit 570 is coupled to clock circuit 520 , voltage supply circuit 530 .
- the components of dynamic performance circuit adjustment system 500 cooperatively operate to provide flexible dynamic performance adjustment of logic circuit 570 .
- Logic circuit 570 performs operational functions (e.g., processing) or tasks.
- Clock circuit 520 supplies a clock signal 581 to logic circuit 570 .
- Clock signal 581 is a first relatively high frequency or second relatively low frequency depending upon whether high frequency output 521 or low frequency output 522 is enabled.
- Voltage supply circuit 530 supplies a power signal 582 to logic circuit 570 .
- Power signal 582 is a first relatively high voltage or a second relatively low voltage depending upon whether high voltage output 521 or low voltage output 532 are enabled.
- Main dynamic adjustment control circuit 550 controls adjustments to the performance of logic circuit 570 .
- main dynamic adjustment control circuit 550 enables either high frequency output 521 via high frequency enable signal 591 or low frequency output 522 via low frequency enable signal 592 .
- main dynamic adjustment control circuit 550 enables either high voltage output 531 via high voltage enable signal 593 or low voltage output 532 via low voltage enable signal 594 .
- dynamic performance circuit adjustment system 500 facilitates power conservation.
- a dynamic performance adjustment power control system of the present invention provides a significant degree of flexibility in adjusting performance (e.g., computation performance or speed of a processor).
- a dynamic performance adjustment power control system of the present invention is easily expanded to provide greater granularity of control.
- a clock circuit has numerous different frequency outputs that are controlled by a main dynamic performance adjustment control circuit.
- a power supply has numerous different voltage outputs (e.g., 5 volts, 3.3 volts, 2 volts, 0 volts, etc.) that are controlled by a main dynamic performance adjustment control circuit.
- Dynamic performance circuit adjustment system 500 “throttles” between the different voltage outputs depending upon performance requirements to conserve power when less than maximum performance is required.
- a main dynamic performance adjustment control circuit disables a clock signal and/or a power signal to logic circuit 570 .
- Main dynamic adjustment control circuit 550 ( FIG. 5 ) disables both high frequency output 521 and low frequency output 522 turning off the clock signal to logic circuit 570 .
- main dynamic adjustment control circuit 550 also disables both high voltage output 531 and low voltage output 532 reducing power supplied to logic circuit 570 .
- a dynamic performance adjustment control circuit (e.g., main dynamic adjustment control circuit 550 shown in FIG. 5 ) comprises a variety of configurations or embodiments.
- a dynamic performance adjustment control circuit comprises a processor in one embodiment of the present invention.
- the dynamic performance adjustment control circuit comprises a state machine.
- the dynamic performance adjustment control circuit dynamically adjusts the performance of a logic circuit (e.g., a processor) based upon the requirements of a particular task.
- the dynamic performance adjustment control circuit determines an optimized clock rate and power supply voltage based upon the particular task to be performed by the logic circuit.
- a processor included in a dynamic performance adjustment control circuit utilizes a hash table to determine appropriate performance controls and support functions.
- FIG. 6 is an illustration of performance determination table 600 that can be used in one embodiment of the present invention.
- Performance determination table 600 tracks seven different tasks performed by a logic circuit and provides a correlation to their associated performance and support requirements.
- a first task requires maximum frequency and voltage and a processor in dynamic performance adjustment control circuit signals a frequency supply and voltage supply to provide a maximum frequency and voltage to the logic circuit.
- a second and sixth task require a relatively high frequency and voltage and a processor in dynamic performance adjustment control circuit signals a frequency supply and voltage supply to provide a relatively high frequency and voltage to the logic circuit.
- a third and seventh task require a relatively low frequency and voltage and a processor in dynamic performance adjustment control circuit signals a frequency supply and voltage supply to provide a relatively low frequency and voltage to the logic circuit.
- a forth task does not require maximum capacity of the logic circuit, however the performance is optimized by providing a maximum frequency and voltage for a period of time and turning off a frequency and voltage supply after the task is performed.
- the dynamic performance adjustment control circuit turns the frequency supply and power supply on when another task is required.
- a fifth task does not require the logic circuit to perform any functions and the dynamic performance adjustment control circuit turns off a frequency supply and voltage supply until the logic circuit is required to perform another task.
- the present invention is very flexible in managing power consumption and facilitates the weighing of a number of factors in controlling the performance of a logic circuit such as a processor.
- One exemplary embodiment of the present includes a hash table in which multiple factors weighed in determining a task number. For example, a particular functional task may have a higher priority at times and a lower priority at others. The functional task is assigned different task numbers in the hash table according to the priority requirements, a higher priority task is assigned a task number associated with performing the functional task quickly (e.g., task number 4 ) and a lower priority task is assigned another task number associated with performing the functional task slower (e.g. task number 3 ).
- the dynamic performance adjustment control circuit adjusts the performance of a processor in a modem in accordance with an appropriate communication rate.
- a modem initiates a communication session by engaging in a handshaking protocol in which a communication rate is negotiated based upon a number of parameters (e.g., the maximum baud rates of the modems on each end, line conditions, etc.).
- the negotiated communication rate is supplied to the dynamic performance adjustment control circuit.
- the dynamic performance adjustment control circuit determines the optimal modem processor rate.
- the optimal processor rate is the lowest rate at which the modem processor adequately services a negotiated communication rate.
- the dynamic performance adjustment control circuit adjusts the performance of a processor in a modem that normally operates at a maximum 56K bits per second (bps).
- the modem processor requires a clock signal at a relatively high frequency to service the 56 Kbps rate.
- the dynamic performance adjustment control circuit enables a relatively high frequency output of a clock circuit and a relatively high voltage output of a power supply.
- the modem processor is capable servicing the 28.8 Kbps rate based upon a clock signal at a relatively low frequency and a dynamic performance adjustment control circuit enables a relatively low frequency output of a clock circuit and a relatively low voltage output of a power supply.
- a dynamic performance adjustment control circuit disables all clock outputs and power supply outputs when the modem is not actively engaged in transmitting or receiving data.
- FIG. 7 is an illustration of dynamic performance circuit adjustment system 700 .
- Dynamic performance circuit adjustment system 700 comprises logic circuit 705 , clock control switch 740 and power supply switch 750 .
- Logic circuit 705 is coupled to clock control switch 740 and power supply switch 750 .
- Logic circuit 705 comprises processor 710 which performs operational functions or tasks as well as providing and dynamic adjustment control processing.
- the dynamic adjustment control processing issues a clock control signal 722 to clock control switch 740 and a voltage control signal 732 to power supply switch 750 .
- Clock control signal 722 controls whether clock control switch selects to transmit X 1 Mhx or X 2 Mhz signal as clock signal 721 .
- Voltage control signal 732 controls whether power supply switch selects to transmit V 1 voltage signal or V 2 voltage signal as power supply signal Vcc 731 .
- logic circuit 705 comprises a power control state machine (not shown) adjacent to processor 710 .
- the power control state machine (not shown) is included in the same integrated circuit (IC).
- the power control state machine resists errors caused by changing support functions (e.g., voltage of a power supply signal) and/or performance (e.g., a clock rate).
- Processor 710 signals the power control state machine to change operating condition(s) and then the processor 710 ceases active operation.
- the power control state machine waits a predetermined time period (e.g., number of clock cycles) and then initiate and control the changes. In one embodiment of the present invention, after a second predetermined time sufficient to permit the clock generator and/or voltage generator to stabilize, the power control state machine signals processor 710 to resume active operation.
- FIG. 8 is a block diagram of dynamic performance circuit adjustment method 800 , in accordance with one embodiment of the present invention.
- Dynamic performance circuit adjustment method 800 provides flexible control of a functional circuit by facilitating adjustments to the performance of a functional circuit (e.g., a digital processor, analog amplifier, etc.) and support functions (e.g., power signals).
- Dynamic performance circuit adjustment method 800 is capable of adjusting performance in a manner that provides power conservation when a functional circuit is required to actively execute tasks at a rate lower than its maximum capability.
- an appropriate performance level (e.g., processing frequency, communication rate, etc.) is determined.
- the minimum level e.g., frequency, voltage, etc.
- an appropriate performance level is to operate at maximum capacity for a period of time and then throttle back for a period of time.
- an appropriate support level e.g., voltage of a power supply signal
- an appropriate voltage level of a power supply signals is determined based upon the frequency of a clock signal. For example, the higher the frequency of a clock signal the higher the appropriate voltage level of a power supply signal.
- a performance indication signal (e.g., performance indication signal 130 ) is received.
- the performance indication signal indicates the performance requirements of a functional circuit (e.g., functional circuit 120 ) for a particular task.
- a performance indication signal indicates a negotiated communication rate (e.g., a modem communication rate) or the speed at which a processor operates to adequately accommodate a negotiated communication rate.
- a functional circuit ceases operations during a stabilization period.
- a functional circuit is directed to cease operations for a period of time sufficient to permit a dynamic performance adjustment control circuit to make changes to a performance input signal (e.g., a clock signal) and a support signal (e.g., a power signal) and permit the system to stabilize.
- Dynamic performance circuit adjustment method 800 makes changes to clock rates and or operating voltages while a functional circuit is not actively operating.
- a function circuit ceases operations for a predetermined period of time.
- a performance signal is adjusted.
- the clock signal frequency can be adjusted by performance circuit adjustment method 800 .
- the clock signal frequency is adjusted by enabling a first relatively high frequency clock output (e.g., turning on a relatively high frequency clock or making adjustments in clock multiplier or divider).
- the clock signal frequency can be adjusted by enabling a second relatively low frequency clock output (e.g., turning on a relatively low frequency clock or making adjustments in clock multiplier or divider).
- a performance signal is adjusted by switching between a low frequency source and a high frequency source.
- a support signal is adjusted.
- a power signal voltage is adjusted by performance circuit adjustment method 800 .
- the power signal voltage is adjusted by enabling a first relatively high voltage signal output (e.g., turning on a relatively high voltage source or making).
- the power signal voltage is adjusted by enabling a second relatively low voltage signal output (e.g., turning on a relatively low voltage source).
- a power signal is adjusted by switching between a low voltage source and a high voltage source.
- enabling a second relatively low voltage signal output or switching to a low voltage source conserves power.
- step 870 the process returns to step 810 .
- FIG. 9 is a flow chart of dynamic adjustment method 900 , a present invention method of dynamically adjusting the performance of a functional circuit.
- utilizing dynamic adjustment method 900 to adjust performance facilitates power conservation.
- dynamic adjustment method 900 adjusts the frequency at which a functional circuit performs and changes the voltage level of a power supply signal accordingly to support the frequency change.
- dynamic adjustment method facilitates power conservation during tasks requiring a lower voltage power signal.
- a performance indication signal is accessed.
- the performance indication signal provides an indication of an adequate or desired performance level of a functional circuit (e.g., functional circuit 120 )
- Step 920 a voltage level and clock frequency are dynamically determined based upon the performance signal accessed in Step 910 . For example, a clock frequency and power supply voltage level are set to a maximum value if a performance indication signal indicates the functional circuit
- Step 930 a functional circuit performance level is dynamically adjusted by supplying the voltage level and clock frequency dynamically determined in Step 920 .
- different voltage level power signals and clock frequency signals are selectively enabled.
- dynamic adjustment method 900 switches between different voltage level power signals and clock frequency signals.
- a functional circuit performs a task at the performance level indicated by the performance indication signal accessed in Step 910 .
- a processor performs computations at a frequency slower than its maximum permitting it to operate at a voltage level less than its maximum and thus conserves power.
- Step 950 the process returns to Step 910 .
- the present invention system and method dynamically adjusts the performance of a functional circuit (e.g., processor) and is flexibly adaptable to various performance capabilities between a maximum performance level and a minimum performance level.
- the dynamic performance adjustment system and method of the present invention provides relative power conservation while permitting processing to be performed.
- the present invention is adaptable to a variety of implementations, for example a handheld palm computer.
- the present invention is utilized to control performance and functional support adjustments to a functional circuit comprising analog components.
- a dynamic performance adjustment control circuit controls adjustments to operating voltages of an amplification circuit of a Walkman portable radio as frequency and/or loudness requirements change.
Abstract
Description
Claims (57)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/221,187 USRE44804E1 (en) | 2000-05-09 | 2008-07-30 | Dynamic performance adjustment of computation means |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/569,596 US6721892B1 (en) | 2000-05-09 | 2000-05-09 | Dynamic performance adjustment of computation means |
US11/403,243 USRE40473E1 (en) | 2000-05-09 | 2006-04-12 | Dynamic performance adjustment of computation means |
US12/221,187 USRE44804E1 (en) | 2000-05-09 | 2008-07-30 | Dynamic performance adjustment of computation means |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/569,596 Reissue US6721892B1 (en) | 2000-05-09 | 2000-05-09 | Dynamic performance adjustment of computation means |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE44804E1 true USRE44804E1 (en) | 2014-03-11 |
Family
ID=32043576
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/569,596 Ceased US6721892B1 (en) | 2000-05-09 | 2000-05-09 | Dynamic performance adjustment of computation means |
US11/403,243 Expired - Lifetime USRE40473E1 (en) | 2000-05-09 | 2006-04-12 | Dynamic performance adjustment of computation means |
US12/221,187 Expired - Lifetime USRE44804E1 (en) | 2000-05-09 | 2008-07-30 | Dynamic performance adjustment of computation means |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/569,596 Ceased US6721892B1 (en) | 2000-05-09 | 2000-05-09 | Dynamic performance adjustment of computation means |
US11/403,243 Expired - Lifetime USRE40473E1 (en) | 2000-05-09 | 2006-04-12 | Dynamic performance adjustment of computation means |
Country Status (1)
Country | Link |
---|---|
US (3) | US6721892B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150131557A1 (en) * | 2012-06-15 | 2015-05-14 | St-Ericsson Sa | Methods and Systems for Dynamic Speed Change on High SpeedInterconnects |
US9700674B2 (en) | 2013-11-01 | 2017-07-11 | Becton, Dickinson And Company | Injection device configured to mate with a mobile device |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002108490A (en) * | 2000-07-26 | 2002-04-10 | Sony Corp | Clock supply circuit |
US7596709B2 (en) * | 2000-12-30 | 2009-09-29 | Intel Corporation | CPU power management based on utilization with lowest performance mode at the mid-utilization range |
US7996847B2 (en) * | 2006-12-13 | 2011-08-09 | International Business Machines Corporation | Method for correlating processor usage to customer billing in an on-demand server with real-time allocation/deallocation of processing resources |
US6950960B2 (en) * | 2001-07-17 | 2005-09-27 | Synopsys, Inc. | Disabling a clock signal to a peripheral interface engine block during peripheral operation in a selected operational mode |
US20030065497A1 (en) * | 2001-09-28 | 2003-04-03 | Rhoads Monte J. | Power management system to select a power state for a network computer system based on load |
US7111178B2 (en) * | 2001-09-28 | 2006-09-19 | Intel Corporation | Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system |
WO2003040948A1 (en) * | 2001-11-08 | 2003-05-15 | Fujitsu Limited | Computer and control method |
US7089430B2 (en) * | 2001-12-21 | 2006-08-08 | Intel Corporation | Managing multiple processor performance states |
US7898994B2 (en) * | 2002-02-25 | 2011-03-01 | Hewlett-Packard Development Company, L.P. | Power saving in multi-processor device |
EP1351117A1 (en) * | 2002-04-03 | 2003-10-08 | Hewlett-Packard Company | Data processing system and method |
US6920574B2 (en) * | 2002-04-29 | 2005-07-19 | Apple Computer, Inc. | Conserving power by reducing voltage supplied to an instruction-processing portion of a processor |
US7634668B2 (en) * | 2002-08-22 | 2009-12-15 | Nvidia Corporation | Method and apparatus for adaptive power consumption |
US7886164B1 (en) | 2002-11-14 | 2011-02-08 | Nvidia Corporation | Processor temperature adjustment system and method |
US7882369B1 (en) * | 2002-11-14 | 2011-02-01 | Nvidia Corporation | Processor performance adjustment system and method |
US7849332B1 (en) * | 2002-11-14 | 2010-12-07 | Nvidia Corporation | Processor voltage adjustment system and method |
US7065663B2 (en) * | 2002-12-19 | 2006-06-20 | Intel Corporation | Methods and apparatus to control power state transitions |
US7069461B1 (en) * | 2003-01-24 | 2006-06-27 | National Semiconductor Corporation | Closed-loop, supply-adjusted RAM memory circuit |
US7206959B1 (en) * | 2003-01-24 | 2007-04-17 | National Semiconductor Corporation | Closed-loop, supply-adjusted ROM memory circuit |
JP4281015B2 (en) * | 2003-06-06 | 2009-06-17 | 独立行政法人産業技術総合研究所 | DIGITAL SYSTEM, DIGITAL SYSTEM CLOCK SIGNAL ADJUSTING METHOD, AND RECORDING MEDIUM CONTAINING PROCESSING PROGRAM EXECUTED BY THE ADJUSTING METHOD |
JP2004362398A (en) * | 2003-06-06 | 2004-12-24 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit |
US7479753B1 (en) | 2004-02-24 | 2009-01-20 | Nvidia Corporation | Fan speed controller |
US7308590B2 (en) * | 2004-10-15 | 2007-12-11 | Intel Corporation | Automatic dynamic processor operating voltage control |
US7313711B2 (en) * | 2004-12-03 | 2007-12-25 | Agere Systems Inc. | Adaptive power management in portable entertainment device |
US7603575B2 (en) * | 2005-06-30 | 2009-10-13 | Woodbridge Nancy G | Frequency-dependent voltage control in digital logic |
US8920343B2 (en) | 2006-03-23 | 2014-12-30 | Michael Edward Sabatino | Apparatus for acquiring and processing of physiological auditory signals |
US7685444B2 (en) * | 2006-04-28 | 2010-03-23 | Nokia Corporation | Power saving in circuit functions through multiple power buses |
US7562245B1 (en) * | 2006-06-09 | 2009-07-14 | Vivante Corporation | Single chip 3D and 2D graphics processor with embedded memory and multiple levels of power controls |
US8566568B2 (en) * | 2006-08-16 | 2013-10-22 | Qualcomm Incorporated | Method and apparatus for executing processor instructions based on a dynamically alterable delay |
KR100829787B1 (en) * | 2006-08-28 | 2008-05-16 | 삼성전자주식회사 | Semiconductor memory device, memory test system having the same and method of testing on-die termination |
US7732949B2 (en) * | 2006-10-18 | 2010-06-08 | International Business Machines Corporation | System for method of predicting power events in an intermittent power environment and dispatching computational operations of an integrated circuit accordingly |
JP4697805B2 (en) * | 2006-10-24 | 2011-06-08 | ルネサスエレクトロニクス株式会社 | Data processing device |
JP4935379B2 (en) * | 2007-01-26 | 2012-05-23 | 富士通株式会社 | Power supply and communication equipment |
US7971035B2 (en) * | 2007-02-06 | 2011-06-28 | International Business Machines Corporation | Using temperature data for instruction thread direction |
US7895454B2 (en) * | 2007-02-06 | 2011-02-22 | International Business Machines Corporation | Instruction dependent dynamic voltage compensation |
US8615767B2 (en) * | 2007-02-06 | 2013-12-24 | International Business Machines Corporation | Using IR drop data for instruction thread direction |
US8022685B2 (en) * | 2007-02-06 | 2011-09-20 | International Business Machines Corporation | Temperature dependent voltage source compensation |
US7936153B2 (en) * | 2007-02-06 | 2011-05-03 | International Business Machines Corporation | On-chip adaptive voltage compensation |
US7779235B2 (en) | 2007-02-06 | 2010-08-17 | International Business Machines Corporation | Using performance data for instruction thread direction |
US7865750B2 (en) * | 2007-02-06 | 2011-01-04 | International Business Machines Corporation | Fan speed control from adaptive voltage supply |
US9134782B2 (en) | 2007-05-07 | 2015-09-15 | Nvidia Corporation | Maintaining optimum voltage supply to match performance of an integrated circuit |
JP2009037456A (en) | 2007-08-02 | 2009-02-19 | Nec Electronics Corp | Micro-controller and its control method |
US8527789B2 (en) | 2007-08-13 | 2013-09-03 | Dell Products, Lp | System and method of modifying power use within an information handling system |
US8005880B2 (en) * | 2007-08-24 | 2011-08-23 | International Business Machines Corporation | Half width counting leading zero circuit |
US7797131B2 (en) * | 2007-08-24 | 2010-09-14 | International Business Machines Corporation | On-chip frequency response measurement |
US8185572B2 (en) * | 2007-08-24 | 2012-05-22 | International Business Machines Corporation | Data correction circuit |
US7895459B2 (en) * | 2007-11-13 | 2011-02-22 | International Business Machines Corporation | Structure for a system and method of predicting power events in an intermittent power environment and dispatching computational operations of an integrated circuit accordingly |
US8370663B2 (en) | 2008-02-11 | 2013-02-05 | Nvidia Corporation | Power management with dynamic frequency adjustments |
WO2009107400A1 (en) | 2008-02-29 | 2009-09-03 | パナソニック株式会社 | Interface device for host device, interface device for slave device, host device, slave device, communication system and interace voltage switching method |
US20090249090A1 (en) * | 2008-03-28 | 2009-10-01 | Schmitz Michael J | Method and apparatus for dynamic power management control using parallel bus management protocols |
JP5459207B2 (en) * | 2008-06-30 | 2014-04-02 | 富士通株式会社 | Apparatus and method for adjusting performance of information processing apparatus |
US20100138684A1 (en) * | 2008-12-02 | 2010-06-03 | International Business Machines Corporation | Memory system with dynamic supply voltage scaling |
JP2010219751A (en) | 2009-03-16 | 2010-09-30 | Elpida Memory Inc | Semiconductor device |
KR101573330B1 (en) * | 2009-08-13 | 2015-12-01 | 삼성전자주식회사 | Method and apparatus for booting apparatus for reproducing video images |
US8700925B2 (en) * | 2009-09-01 | 2014-04-15 | Nvidia Corporation | Regulating power using a fuzzy logic control system |
US8826048B2 (en) * | 2009-09-01 | 2014-09-02 | Nvidia Corporation | Regulating power within a shared budget |
US9256265B2 (en) | 2009-12-30 | 2016-02-09 | Nvidia Corporation | Method and system for artificially and dynamically limiting the framerate of a graphics processing unit |
US9830889B2 (en) | 2009-12-31 | 2017-11-28 | Nvidia Corporation | Methods and system for artifically and dynamically limiting the display resolution of an application |
US8839006B2 (en) | 2010-05-28 | 2014-09-16 | Nvidia Corporation | Power consumption reduction systems and methods |
TW201222346A (en) * | 2010-11-22 | 2012-06-01 | Chunghwa Picture Tubes Ltd | Touch controlled system capable of refreshing an operating frequency of a processor and method thereof |
US8612801B2 (en) | 2011-01-25 | 2013-12-17 | Dell Products, Lp | System and method for extending system uptime while running on backup power |
US9444456B2 (en) * | 2011-07-20 | 2016-09-13 | Nxp B.V. | Circuit and method for powering an integrated circuit having first and second power regulators respectively configured and arranged to provide regulated power at main and standby power levels |
JP6594105B2 (en) * | 2015-08-21 | 2019-10-23 | キヤノン株式会社 | Electronic device, accessory device, control method thereof, and control program |
US11347289B2 (en) * | 2020-09-23 | 2022-05-31 | Advanced Micro Devices, Inc. | Enabling performance features for voltage limited processors |
Citations (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5021679A (en) | 1989-06-30 | 1991-06-04 | Poqet Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5153535A (en) | 1989-06-30 | 1992-10-06 | Poget Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5300831A (en) | 1992-09-04 | 1994-04-05 | Pham Dac C | Logic macro and protocol for reduced power consumption during idle state |
US5373254A (en) | 1992-01-17 | 1994-12-13 | Hitachi, Ltd. | Method and apparatus for controlling phase of a system clock signal for switching the system clock signal |
EP0632360A1 (en) | 1993-06-29 | 1995-01-04 | Xerox Corporation | Reducing computer power consumption by dynamic voltage and frequency variation |
US5392437A (en) | 1992-11-06 | 1995-02-21 | Intel Corporation | Method and apparatus for independently stopping and restarting functional units |
US5495617A (en) | 1984-08-10 | 1996-02-27 | Nec Corporation | On demand powering of necesssary portions of execution unit by decoding instruction word field indications which unit is required for execution |
US5557551A (en) | 1993-10-27 | 1996-09-17 | International Business Machines Corporation | Method and apparatus for a thermal protection unit |
US5627412A (en) | 1994-11-07 | 1997-05-06 | Norand Corporation | Dynamically switchable power supply |
US5719800A (en) | 1995-06-30 | 1998-02-17 | Intel Corporation | Performance throttling to reduce IC power consumption |
US5752011A (en) | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
US5760636A (en) | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US5766228A (en) | 1995-10-13 | 1998-06-16 | Ela Medical S.A. | Enslaved active implantable medical device with reduced power consumption |
US5774704A (en) | 1996-07-29 | 1998-06-30 | Silicon Graphics, Inc. | Apparatus and method for dynamic central processing unit clock adjustment |
US5787011A (en) | 1995-01-19 | 1998-07-28 | Texas Instruments Incorporated | Low-power design techniques for high-performance CMOS circuits |
US5812860A (en) | 1996-02-12 | 1998-09-22 | Intel Corporation | Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption |
US5815724A (en) | 1996-03-29 | 1998-09-29 | Intel Corporation | Method and apparatus for controlling power consumption in a microprocessor |
US5815693A (en) | 1995-12-15 | 1998-09-29 | National Semiconductor Corporation | Processor having a frequency modulated core clock based on the criticality of program activity |
US5822369A (en) | 1994-09-13 | 1998-10-13 | Mitsubishi Denki Kabushiki Kaisha | Sensor device |
US5825674A (en) | 1995-09-29 | 1998-10-20 | Intel Corporation | Power control for mobile electronics using no-operation instructions |
US5964881A (en) | 1997-11-11 | 1999-10-12 | Advanced Micro Devices | System and method to control microprocessor startup to reduce power supply bulk capacitance needs |
US6029006A (en) | 1996-12-23 | 2000-02-22 | Motorola, Inc. | Data processor with circuit for regulating instruction throughput while powered and method of operation |
US6078356A (en) | 1992-06-08 | 2000-06-20 | Raytheon Company | Frequency multiplexed data from detector array |
US6141762A (en) | 1998-08-03 | 2000-10-31 | Nicol; Christopher J. | Power reduction in a multiprocessor digital signal processor based on processor load |
US6167524A (en) | 1998-04-06 | 2000-12-26 | International Business Machines Corporation | Apparatus and method for efficient battery utilization in portable personal computers |
US6192479B1 (en) | 1995-01-19 | 2001-02-20 | Texas Instruments Incorporated | Data processing with progressive, adaptive, CPU-driven power management |
US6211740B1 (en) | 1999-09-29 | 2001-04-03 | Intel Corporation | Switching a clocked device from an initial frequency to a target frequency |
US6219797B1 (en) | 1993-02-09 | 2001-04-17 | Dallas Semiconductor Corporation | Microcontroller with selectable oscillator source |
US6219796B1 (en) | 1997-12-23 | 2001-04-17 | Texas Instruments Incorporated | Power reduction for processors by software control of functional units |
US6255974B1 (en) | 1999-01-08 | 2001-07-03 | Mitsubishi Electric And Electronics Usa, Inc | Programmable dynamic range sigma delta A/D converter |
US6272642B2 (en) | 1998-12-03 | 2001-08-07 | Intel Corporation | Managing a system's performance state |
US6407595B1 (en) | 2000-04-04 | 2002-06-18 | Silicon Integrated Systems Corp. | Digital clock throttling means |
US6425086B1 (en) | 1999-04-30 | 2002-07-23 | Intel Corporation | Method and apparatus for dynamic power control of a low power processor |
US6484041B1 (en) | 1998-10-07 | 2002-11-19 | Nokia Mobile Phones, Ltd. | Method for adjusting power consumption |
US6559631B1 (en) | 1998-04-10 | 2003-05-06 | General Electric Company | Temperature compensation for an electronic electricity meter |
-
2000
- 2000-05-09 US US09/569,596 patent/US6721892B1/en not_active Ceased
-
2006
- 2006-04-12 US US11/403,243 patent/USRE40473E1/en not_active Expired - Lifetime
-
2008
- 2008-07-30 US US12/221,187 patent/USRE44804E1/en not_active Expired - Lifetime
Patent Citations (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5495617A (en) | 1984-08-10 | 1996-02-27 | Nec Corporation | On demand powering of necesssary portions of execution unit by decoding instruction word field indications which unit is required for execution |
US5153535A (en) | 1989-06-30 | 1992-10-06 | Poget Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5307003A (en) | 1989-06-30 | 1994-04-26 | Poqet Computer Corporation | Varying the supply voltage in response to the current supplied to a computer system |
US5021679A (en) | 1989-06-30 | 1991-06-04 | Poqet Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US5373254A (en) | 1992-01-17 | 1994-12-13 | Hitachi, Ltd. | Method and apparatus for controlling phase of a system clock signal for switching the system clock signal |
US6078356A (en) | 1992-06-08 | 2000-06-20 | Raytheon Company | Frequency multiplexed data from detector array |
US5300831A (en) | 1992-09-04 | 1994-04-05 | Pham Dac C | Logic macro and protocol for reduced power consumption during idle state |
US5392437A (en) | 1992-11-06 | 1995-02-21 | Intel Corporation | Method and apparatus for independently stopping and restarting functional units |
US6219797B1 (en) | 1993-02-09 | 2001-04-17 | Dallas Semiconductor Corporation | Microcontroller with selectable oscillator source |
EP0632360A1 (en) | 1993-06-29 | 1995-01-04 | Xerox Corporation | Reducing computer power consumption by dynamic voltage and frequency variation |
US5557551A (en) | 1993-10-27 | 1996-09-17 | International Business Machines Corporation | Method and apparatus for a thermal protection unit |
US5752011A (en) | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
US6216235B1 (en) | 1994-06-20 | 2001-04-10 | C. Douglass Thomas | Thermal and power management for computer systems |
US5974557A (en) | 1994-06-20 | 1999-10-26 | Thomas; C. Douglass | Method and system for performing thermal and power management for a computer |
US5822369A (en) | 1994-09-13 | 1998-10-13 | Mitsubishi Denki Kabushiki Kaisha | Sensor device |
US5627412A (en) | 1994-11-07 | 1997-05-06 | Norand Corporation | Dynamically switchable power supply |
US6192479B1 (en) | 1995-01-19 | 2001-02-20 | Texas Instruments Incorporated | Data processing with progressive, adaptive, CPU-driven power management |
US5787011A (en) | 1995-01-19 | 1998-07-28 | Texas Instruments Incorporated | Low-power design techniques for high-performance CMOS circuits |
US5719800A (en) | 1995-06-30 | 1998-02-17 | Intel Corporation | Performance throttling to reduce IC power consumption |
US5825674A (en) | 1995-09-29 | 1998-10-20 | Intel Corporation | Power control for mobile electronics using no-operation instructions |
US5766228A (en) | 1995-10-13 | 1998-06-16 | Ela Medical S.A. | Enslaved active implantable medical device with reduced power consumption |
US5815693A (en) | 1995-12-15 | 1998-09-29 | National Semiconductor Corporation | Processor having a frequency modulated core clock based on the criticality of program activity |
US5812860A (en) | 1996-02-12 | 1998-09-22 | Intel Corporation | Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption |
US5815724A (en) | 1996-03-29 | 1998-09-29 | Intel Corporation | Method and apparatus for controlling power consumption in a microprocessor |
US5760636A (en) | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US5774704A (en) | 1996-07-29 | 1998-06-30 | Silicon Graphics, Inc. | Apparatus and method for dynamic central processing unit clock adjustment |
US6029006A (en) | 1996-12-23 | 2000-02-22 | Motorola, Inc. | Data processor with circuit for regulating instruction throughput while powered and method of operation |
US5964881A (en) | 1997-11-11 | 1999-10-12 | Advanced Micro Devices | System and method to control microprocessor startup to reduce power supply bulk capacitance needs |
US6219796B1 (en) | 1997-12-23 | 2001-04-17 | Texas Instruments Incorporated | Power reduction for processors by software control of functional units |
US6167524A (en) | 1998-04-06 | 2000-12-26 | International Business Machines Corporation | Apparatus and method for efficient battery utilization in portable personal computers |
US6559631B1 (en) | 1998-04-10 | 2003-05-06 | General Electric Company | Temperature compensation for an electronic electricity meter |
US6141762A (en) | 1998-08-03 | 2000-10-31 | Nicol; Christopher J. | Power reduction in a multiprocessor digital signal processor based on processor load |
US6484041B1 (en) | 1998-10-07 | 2002-11-19 | Nokia Mobile Phones, Ltd. | Method for adjusting power consumption |
US6272642B2 (en) | 1998-12-03 | 2001-08-07 | Intel Corporation | Managing a system's performance state |
US6255974B1 (en) | 1999-01-08 | 2001-07-03 | Mitsubishi Electric And Electronics Usa, Inc | Programmable dynamic range sigma delta A/D converter |
US6425086B1 (en) | 1999-04-30 | 2002-07-23 | Intel Corporation | Method and apparatus for dynamic power control of a low power processor |
US6211740B1 (en) | 1999-09-29 | 2001-04-03 | Intel Corporation | Switching a clocked device from an initial frequency to a target frequency |
US6407595B1 (en) | 2000-04-04 | 2002-06-18 | Silicon Integrated Systems Corp. | Digital clock throttling means |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150131557A1 (en) * | 2012-06-15 | 2015-05-14 | St-Ericsson Sa | Methods and Systems for Dynamic Speed Change on High SpeedInterconnects |
US9515945B2 (en) * | 2012-06-15 | 2016-12-06 | St-Ericsson Sa | Methods and systems for dynamic speed change on high speed interconnects |
US9700674B2 (en) | 2013-11-01 | 2017-07-11 | Becton, Dickinson And Company | Injection device configured to mate with a mobile device |
US10646653B2 (en) | 2013-11-01 | 2020-05-12 | Becton, Dickinson And Company | Injection device configured to mate with a mobile device |
Also Published As
Publication number | Publication date |
---|---|
USRE40473E1 (en) | 2008-08-26 |
US6721892B1 (en) | 2004-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE44804E1 (en) | Dynamic performance adjustment of computation means | |
US6785829B1 (en) | Multiple operating frequencies in a processor | |
US6484041B1 (en) | Method for adjusting power consumption | |
US6564329B1 (en) | System and method for dynamic clock generation | |
US6445383B1 (en) | System to detect a power management system resume event from a stylus and touch screen | |
US6996730B2 (en) | Adjusting voltage supplied to a processor in response to clock frequency | |
US5974558A (en) | Resume on pen contact | |
US6300946B1 (en) | Method and apparatus for interacting with a portable computer | |
US6137473A (en) | System and method for switching control between a host computer and a remote interface device | |
US7861009B2 (en) | Requesting a user account for services | |
US7626582B1 (en) | Method and apparatus for automatic power-up and power-down of an electronic device | |
US7080405B2 (en) | Limiting device function | |
US8798571B2 (en) | Method of managing power consumption of portable computer and portable computer using the same | |
US5996082A (en) | System and method for delaying a wake-up signal | |
US7849339B2 (en) | Power-saving clocking technique | |
US7779283B2 (en) | Computer and method for realizing household appliance application with low power consumption | |
EP0510814A1 (en) | Detachable display device for an information processing apparatus | |
US5867106A (en) | Password switch to override remote control | |
JP3070527B2 (en) | Wireless mobile terminal | |
US20130159737A1 (en) | Universal Serial Bus Current Limit | |
US20100077200A1 (en) | Method and apparatus for switching performance | |
US7254729B2 (en) | Processing system and memory module having frequency selective memory | |
CA2509026C (en) | Universal serial bus current limit | |
US20040201750A1 (en) | Apparatus for a multiple function memory card | |
US20030179187A1 (en) | Convertible display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:PALM, INC.;REEL/FRAME:023406/0671 Effective date: 20091002 |
|
AS | Assignment |
Owner name: PALM, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:024630/0474 Effective date: 20100701 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PALM, INC.;REEL/FRAME:025204/0809 Effective date: 20101027 |
|
AS | Assignment |
Owner name: PALM, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:030341/0459 Effective date: 20130430 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PALM, INC.;REEL/FRAME:031837/0239 Effective date: 20131218 Owner name: PALM, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:031837/0544 Effective date: 20131218 Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PALM, INC.;REEL/FRAME:031837/0659 Effective date: 20131218 |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HEWLETT-PACKARD COMPANY;HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;PALM, INC.;REEL/FRAME:032132/0001 Effective date: 20140123 |
|
FPAY | Fee payment |
Year of fee payment: 12 |