USRE44910E1 - Current mode DC/DC converter with controlled output impedance - Google Patents

Current mode DC/DC converter with controlled output impedance Download PDF

Info

Publication number
USRE44910E1
USRE44910E1 US13/250,464 US201113250464A USRE44910E US RE44910 E1 USRE44910 E1 US RE44910E1 US 201113250464 A US201113250464 A US 201113250464A US RE44910 E USRE44910 E US RE44910E
Authority
US
United States
Prior art keywords
signal
output
current
voltage
converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US13/250,464
Inventor
Charles E. Hawkes
Michael M. Walters
Robert H. Isham
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intersil Americas LLC
Original Assignee
Intersil Americas LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22541039&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=USRE44910(E1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US10/375,914 external-priority patent/USRE38780E1/en
Application filed by Intersil Americas LLC filed Critical Intersil Americas LLC
Priority to US13/250,464 priority Critical patent/USRE44910E1/en
Assigned to INTERSIL CORPORATION reassignment INTERSIL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ISHAM, ROBERT H., HAWKES, CHARLES E., WALTERS, MICHAEL M.
Assigned to INTERSIL AMERICAS INC. reassignment INTERSIL AMERICAS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERSIL COMMUNICATIONS, INC.
Assigned to INTERSIL COMMUNICATIONS, INC. reassignment INTERSIL COMMUNICATIONS, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTERSIL CORPORATION
Application granted granted Critical
Publication of USRE44910E1 publication Critical patent/USRE44910E1/en
Assigned to Intersil Americas LLC reassignment Intersil Americas LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTERSIL AMERICAS INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0016—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters
    • H02M1/0019—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters the disturbance parameters being load current fluctuations

Definitions

  • the present invention relates to DC/DC converters.
  • the current drawn by a CPU generally undergoes frequent variation and rapid changes of substantial magnitude.
  • the current a CPU draws from a power supply may change by as much as 10-75 Amps per microsecond.
  • load transients These frequently varying and rapidly changing demands for substantial amounts of current are referred to as load transients.
  • load transients These extreme load transients cause a corresponding voltage transient on voltage output of the power supply, thereby making it very difficult for a power supply to comply with tight power supply regulation specifications.
  • Many power supplies incorporate very large capacitors to reduce the effect of these large and rapid load transients, and thereby lessen the resultant corresponding voltage transients on the output voltage of the power supply to an acceptable level.
  • the use of large capacitors adds significantly to the cost, size and weight of the power supply.
  • the duty cycle of the DC/DC converter is modulated by a negative-feedback voltage loop to maintain the desired output voltage.
  • the feedback voltage loop has a DC voltage gain which determines the amount of “droop” in the output impedance of the power supply.
  • the DC voltage gain of the feedback loop is, therefore, designed to be relatively low in order to achieve a relatively small amount of droop and thereby maintain a substantial degree of voltage regulation to comply with the tight tolerances placed upon the operating voltage supplied to the CPU.
  • the low DC gain in the feedback loop results in any variations or offsets in the voltages within the DC/DC converter being reflected in a corresponding error in the output voltage of the converter.
  • the only known solution to this problem is to design precise circuitry using components having tight tolerances in order to achieve low-offset voltages and/or precise internal voltages within the DC/DC converter. The inclusion of such precise circuitry adds substantially to the cost and complexity of the converter.
  • the present invention provides a DC/DC converter having a controlled output impedance and which provides for a controlled droop in the output voltage in response to load transients.
  • the invention comprises, in one form thereof, a DC/DC converter having an output voltage and sourcing an output current to a load.
  • the DC/DC converter includes an error amplifier with a reference input and a summing input.
  • the reference input is electrically connected to a reference voltage.
  • the summing input is electrically connected to the output voltage and the output current.
  • the summing input is configured for adding together the output voltage and the output current.
  • the error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current.
  • a comparator receives the error signal.
  • the comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input.
  • a power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition.
  • the power switch has a control input electrically connected to the comparator output signal.
  • the power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.
  • An advantage of the present invention is that droop in the output voltage of the converter in response to a load transient is controlled and reduced.
  • Another advantage of the present invention is that the need for a plurality of large capacitors to maintain regulation of the output voltage in a high-load transient environment is eliminated, and therefore the present invention is less expensive to manufacture, is of a lighter weight and smaller in size than conventional DC/DC converters.
  • a further advantage of the present invention is that it is essentially immune to errors in internal reference and offset voltages.
  • FIG. 1A includes a pair of graphs illustrating how conventional converters droop when a load is applied and then removed.
  • FIG. 1B includes a pair of graphs that show how the present invention improves droop when a load is applied and then removed;
  • FIG. 2 is a schematic of a conventional converter
  • FIG. 3 is a schematic of one embodiment of a current mode DC/DC converter with controlled output impedance of the present invention.
  • FIGS. 4A and 4B show examples of the summing circuit of FIG. 3 ;
  • V TARGET1 The targeted no-load output voltage of the converter is V TARGET1 .
  • V 1A The actual no-load output voltage of the converter is V 1A .
  • V TARGET1 is intentionally set equal to V 1A .
  • a load current transient occurs at time T 1A , which results in a contemporaneous and corresponding droop in the converter output voltage to a level below V TARGET1 .
  • T 1A As the demand for load current reduces at time T 1A +1, a contemporaneous and corresponding spike in the converter output voltage to a level above V TARGET1 is observed.
  • FIG. 1B the effect of the same load current transient as shown in FIG. 1A is illustrated on a converter having a targeted no-load output voltage of V TARGET2 .
  • the actual no-load output voltage of the converter V 1B is intentionally set to be a predetermined amount greater than V TARGET2 .
  • V TARGET2 By intentionally setting V 1B a predetermined amount greater than V TARGET2 , the load transient at time T 1B results in a smaller-magnitude droop in the converter output voltage. More particularly, the droop in output voltage in FIG. 1B is only one-half the magnitude of the droop in converter output voltage observed in FIG. 1A .
  • a designer can reduce by one-half the amount of droop in the output voltage of the converter by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load output voltage.
  • the amount of converter output capacitance can be dramatically reduced while maintaining a given amount of droop in the converter output voltage in response to the same given load transient by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load voltage.
  • a constant-frequency signal CLK sets SR-Latch 12 and turns on power switch 14 once per every cycle of the constant-frequency signal CLK.
  • Power switch 14 remains on for a fraction of the cycle of the CLK signal (known as the “Duty Cycle”) as determined by the output of comparator 16 .
  • diode 18 conducts current flowing through inductor 20 to load 22 .
  • diode 18 is replaced by a second power switch (not shown), which is controlled in a complementary fashion to power switch 14 .
  • Such a configuration is known as Synchronous Rectification.
  • the duty cycle of DC/DC converter 10 is modulated by a negative- feedback voltage loop to maintain the desired output voltage V OUT across load 22 .
  • output voltage regulation is achieved in an indirect fashion by controlling a sensed current.
  • the current through power switch 14 is sensed, and therefore controlled, by current sensor 24 , and signal V ISENSE , which is proportional to the current sensed by current sensor 24 , is issued.
  • V ISENSE which is proportional to the current sensed by current sensor 24
  • output voltage V OUT is sensed and divided down by the voltage divider formed by R 1 and R 2 to produce the voltage V FB at node 26 .
  • Error Amp 28 amplifies the difference between V FB and the voltage reference V REF at node 30 and produces the error voltage V ERROR at node 32 .
  • error amp 28 adjusts the V ERROR voltage at node 30 as needed to achieve a power switch 14 duty cycle that forces V FB at node 26 to be equal to V REF .
  • Subtraction circuit 35 subtracts V ISENSE from V ERROR .
  • V ERROR the current sensed by current sensor 24 is subtracted from V ERROR in the form of V ISENSE .
  • error amp 28 also adjusts V ERROR at node 32 in accordance with V ISENSE to produce the needed duty cycle. This results in an effective control, or programming, of the current sensed by current sensor 24 .
  • the V ERROR signal at node 32 can be proportional to the intra-cycle peaks of the sensed current (known as Peak Current Control) or the V ERROR signal may be proportional to the average value of the sensed current (known as Average Current Control).
  • C COMP and R 1 To implement either Peak Current or Average Current Control, it is necessary to add frequency compensation to the voltage feedback loop to achieve stability. Frequency compensation is accomplished by C COMP and R 1 . C COMP and R 1 add a high-frequency pole into the feedback loop that cancels a zero that is due to the Equivalent Series Resistance (ESR) of the output capacitor C L . Depending on the details of the circuit values, this compensating pole is sometimes not needed.
  • the feedback resistor R FB is adjusted to control the DC gain of error amplifier 28 , and thereby provide the desired amount of droop in the output voltage V OUT of converter 10 .
  • V ISENSE represents the current sensed by current sensor 24 and which is proportional to load current I OUT
  • a reduction in DC gain will cause the output voltage V OUT to vary with the load current I OUT .
  • the voltage V ISENSE may vary by 2V as the load current I OUT varies from 0 to 10 Amps. If the ratio of R FB to R 1 , is equal to 10 (ten), the voltage V OUT will decrease by 0.1V as the load current is increased from 0 to 10 Amps (hence, “Droop”).
  • the fundamental problem with the method of converter 10 in achieving and controlling droop resides in the low DC gain of the voltage feedback loop. This low gain is used to provide the drooping characteristic, but it also has an undesirable side-effect. As a result of this low DC gain, any variations in the V RAMP signal or DC offsets in current sensor 24 or comparator 16 will be reflected in a corresponding error in the voltage V OUT . For example, if the average value of the voltage V RAMP has tolerance of ⁇ 200 mV, and the ratio of R FB to R 1 is equal to 20, an additional error term of ⁇ 10 mV on the voltage V OUT will result.
  • the only known solution to this problem is to design precise circuitry in order to achieve low-offset voltages and/or a precise V RAMP voltage. The inclusion of such precise circuitry adds substantially to the cost and complexity of a DC/DC converter.
  • DC/DC converter 10 includes SR latch 112 having a constant-frequency signal CLK which sets latch 112 which, in turn, turns on power switch 114 .
  • Power switch 114 although shown schematically as a conventional switch, is a transistor-based switch having one or more power transistors configured to source current in response to an input signal, which is the output of latch 112 .
  • Switch 114 remains in the on state for a fraction of the period of the CLK signal, which is known as the duty cycle, as determined by comparator 116 .
  • the current flowing through load 122 is sensed by current sensor 124 , which issues signal V ISENSE .
  • the duty cycle of power switch 114 is modulated by a negative voltage feedback loop.
  • Voltage V FB at node 126 is input to error amplifier 128 .
  • Summing circuit 129 sums voltages V ISENSE and V OUT . This summed voltage is then divided by a voltage divider formed by R1 and R2, thereby creating voltage V FB at node 126 .
  • V ISENSE is a component of V FB .
  • Error amplifier 128 compares V FB with V REF , thereby creating V ERROR .
  • Comparator 116 compares V ERROR with V RAMP . The output of comparator 116 periodically resets latch 112 to thereby determine the duty cycle of power switch 114 .
  • Error amplifier 128 includes, in its negative voltage feedback path R COMP and C COMP , which provide for the frequency compensation of V FB .
  • the gain of error amplifier 128 is determined by the ratio of R COMP to R 1 .
  • DC/DC converter 100 The most fundamental feature of DC/DC converter 100 is that current sensor 124 is electrically connected to the output voltage feedback loop. More particularly, V ISENESE is divided by the voltage divider formed by R 1 and R 2 , and this divided portion forms part of V FB . However, it is to be understood that the current through inductor 120 or the current through diode 118 can be sensed and similarly connected to the output voltage feedback loop, rather than the current through power switch 114 . V ISENESE is connected to the voltage feedback loop without first being frequency compensated by error amplifier 128 , as in conventional DC/DC converter 10 of FIG. 2 .
  • the principle advantage of not performing frequency compensation upon signal V ISENESE prior to the connection thereof with the output voltage feedback signal is that the gain of error amp 128 is thereby permitted to be arbitrarily high at DC (note the absence of RF), thus providing DC/DC converter 100 excellent output voltage accuracy that is essentially immune to variations in the V RAMP voltage and offset voltages, etc.
  • DC/DC converter 100 creates the desired drooping output voltage characteristic
  • V ISENSE 0
  • V OUT of converter 100 the output voltage V OUT of converter 100 , under this no-load condition, is given by Vref (R 1 +R 2 )/R 2 .
  • R 1 and R 2 are intentionally chosen so that the no-load output voltage of converter 100 is a predetermined amount greater than the desired target voltage.
  • V ISENSE I MAX
  • V ISENSE V ISENSE, MAX
  • V OUT [V REF (R 1 +R 2 )/R 2 ] ⁇ V ISENSE ,MAX .
  • the high DC gain and averaging characteristic of the frequency compensation provide excellent response to the average value of the sensed current. Because of the current-mode control, the two poles associated with the LC filter formed by inductor 120 and load capacitor 121 are split, with one pole moving to a relatively high frequency and the other pole moving to a relatively low frequency. The zero is placed before the crossover of the frequency compensation loop, which effectively cancels the effect of the low-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121 .
  • the high frequency gain of error amp 128 is determined by the ratio R COMP /R 1 . This ratio is adjusted to provide suitable high frequency current gain (and the associated pole-splitting of the LC filter poles).
  • the high-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121 is used to compensate for the zero associated with the ESR of load capacitor 121 . In this manner, a response that is essentially a single-pole response having excellent phase margin is achieved.
  • FIGS. 4A and 4B two practical circuits are illustrated for the summing of V OUT and V ISENSE .
  • error amplifier 128 is configured as a summing amplifier to sum voltages V OUT and V ISENSE .
  • R 3 has been added between current sensor 124 and node 126 . Note that, in the configuration of FIG. 4A , it is necessary to divide the voltage V REF by a factor of two to obtain the correct output voltage V ERROR .
  • the sensed current signal is summed into the V FB node 126 as a current. This is a particularly useful approach, because it allows the voltage V REF to be used directly, rather than being divided by two, and also allows the magnitude of the droop to be easily adjusted by varying the value of R 1 .

Abstract

A DC/DC converter has an output voltage and sources an output current to a load. The DC/DC converter includes an error amplifier with a reference input and a summing input. The reference input is electrically connected to a reference voltage. The summing input is electrically connected to the output voltage and the output current. The summing input is configured for adding together the output voltage and the output current. The error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current. A comparator receives the error signal. The comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input. A power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition. The power switch has a control input electrically connected to the comparator output signal. The power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
Notice: More than one reissue application has been filed for the reissue of Pat. No. 6,181,120. The reissue applications are reissue application Ser. No. 10/045,169 (the great-grandparent reissue); reissue application Ser. No. 10/375,914 (the grandparent, continuation reissue); reissue application Ser. No. 11/294,700 (the parent, continuation reissue) and the reissue application Ser. No. 13/250,464 (the present, continuation reissue application). All four reissue applications are reissues of the same U.S. Pat. No. 6,181,120.
This continuation reissue application claims the benefit of U.S. Provisional Application Ser. No. 60/151,971, filed Sep. 1, 1999.
FIELD OF THE INVENTION
The present invention relates to DC/DC converters.
BACKGROUND OF THE INVENTION
As the complexity and clock speed of CPUs continue to rise, greater demands are placed on the power supplies (DC/DC converters) that supply the operating voltage to the CPUs. Typically, the operating voltage of CPUs is specified with a relatively tight tolerance to ensure proper operation of the CPU. The tight tolerances on CPU operating voltages are being further narrowed as CPU clock and CPU bus speeds increase, and CPU operating voltages decrease. The decrease in permissible tolerances on CPU operating voltages has resulted in a corresponding increase in the regulation specifications of power supplies that supply operating voltages to CPUs.
The current drawn by a CPU generally undergoes frequent variation and rapid changes of substantial magnitude. For example, the current a CPU draws from a power supply may change by as much as 10-75 Amps per microsecond. These frequently varying and rapidly changing demands for substantial amounts of current are referred to as load transients. These extreme load transients cause a corresponding voltage transient on voltage output of the power supply, thereby making it very difficult for a power supply to comply with tight power supply regulation specifications. Many power supplies incorporate very large capacitors to reduce the effect of these large and rapid load transients, and thereby lessen the resultant corresponding voltage transients on the output voltage of the power supply to an acceptable level. However, the use of large capacitors adds significantly to the cost, size and weight of the power supply.
In order to reduce the number and size of capacitors needed to lessen the effect of a given load transient on power supply output voltage, a technique known as “droop” is employed. Normally, power supplies are designed to have an output voltage that is essentially independent of the load current. However, in applications where a power supply will be required to comply with tight regulation specifications in a high-load-transient environment, there is an advantage in carefully controlling and/or adjusting the output impedance of the power supply to thereby cause the power supply output voltage to decrease by a predetermined amount in response to an increase in current demanded by or being supplied to the load.
In conventional current-mode DC/DC converters, the duty cycle of the DC/DC converter is modulated by a negative-feedback voltage loop to maintain the desired output voltage. The feedback voltage loop has a DC voltage gain which determines the amount of “droop” in the output impedance of the power supply. The DC voltage gain of the feedback loop is, therefore, designed to be relatively low in order to achieve a relatively small amount of droop and thereby maintain a substantial degree of voltage regulation to comply with the tight tolerances placed upon the operating voltage supplied to the CPU.
The low DC gain in the feedback loop, however, results in any variations or offsets in the voltages within the DC/DC converter being reflected in a corresponding error in the output voltage of the converter. The only known solution to this problem is to design precise circuitry using components having tight tolerances in order to achieve low-offset voltages and/or precise internal voltages within the DC/DC converter. The inclusion of such precise circuitry adds substantially to the cost and complexity of the converter.
Therefore, what is needed in the art is a converter that maintains voltage regulation in a high-load-transient environment.
Furthermore, what is needed in the art is a converter which does not depend upon large capacitors to maintain voltage regulation in a high-load transient environment, and is therefore less expensive to build, smaller in size and lighter in weight.
Moreover, what is needed in the art is a converter which achieves voltage regulation in a high-load transient environment without the use of precision circuitry, and is therefore less complex and less expensive to build.
SUMMARY OF THE INVENTION
The present invention provides a DC/DC converter having a controlled output impedance and which provides for a controlled droop in the output voltage in response to load transients.
The invention comprises, in one form thereof, a DC/DC converter having an output voltage and sourcing an output current to a load. The DC/DC converter includes an error amplifier with a reference input and a summing input. The reference input is electrically connected to a reference voltage. The summing input is electrically connected to the output voltage and the output current. The summing input is configured for adding together the output voltage and the output current. The error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current. A comparator receives the error signal. The comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input. A power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition. The power switch has a control input electrically connected to the comparator output signal. The power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.
An advantage of the present invention is that droop in the output voltage of the converter in response to a load transient is controlled and reduced.
Another advantage of the present invention is that the need for a plurality of large capacitors to maintain regulation of the output voltage in a high-load transient environment is eliminated, and therefore the present invention is less expensive to manufacture, is of a lighter weight and smaller in size than conventional DC/DC converters.
A further advantage of the present invention is that it is essentially immune to errors in internal reference and offset voltages.
BRIEF DESCRIPTION OF THE DRAWINGS
The above-mentioned and other features and advantages of this invention, and the manner of attaining them, will become apparent and be better understood by reference to the following description of one embodiment of the invention in conjunction with the accompanying drawings, wherein:
FIG. 1A includes a pair of graphs illustrating how conventional converters droop when a load is applied and then removed.
FIG. 1B includes a pair of graphs that show how the present invention improves droop when a load is applied and then removed;
FIG. 2 is a schematic of a conventional converter;
FIG. 3 is a schematic of one embodiment of a current mode DC/DC converter with controlled output impedance of the present invention; and
FIGS. 4A and 4B show examples of the summing circuit of FIG. 3;
Corresponding reference characters indicate corresponding parts throughout the several views. The exemplification set out herein illustrates one preferred embodiment of the invention, in one form, and such exemplification is not to be construed as limiting the scope of the invention in any manner.
DETAILED DESCRIPTION OF THE INVENTION
Referring now to the drawings, and particularly to FIG. 1A, the effect of a load transient upon the output voltage of a conventional converter is illustrated. The targeted no-load output voltage of the converter is VTARGET1. The actual no-load output voltage of the converter is V1A. In the case of FIG. 1A, VTARGET1 is intentionally set equal to V1A. A load current transient occurs at time T1A, which results in a contemporaneous and corresponding droop in the converter output voltage to a level below VTARGET1. As the demand for load current reduces at time T1A+1, a contemporaneous and corresponding spike in the converter output voltage to a level above VTARGET1 is observed.
Referring now to FIG. 1B, the effect of the same load current transient as shown in FIG. 1A is illustrated on a converter having a targeted no-load output voltage of VTARGET2. However, in the case of FIG. 1B, the actual no-load output voltage of the converter V1B is intentionally set to be a predetermined amount greater than VTARGET2. By intentionally setting V1B a predetermined amount greater than VTARGET2, the load transient at time T1B results in a smaller-magnitude droop in the converter output voltage. More particularly, the droop in output voltage in FIG. 1B is only one-half the magnitude of the droop in converter output voltage observed in FIG. 1A. Thus, for a given load transient and a fixed amount of converter output capacitance, a designer can reduce by one-half the amount of droop in the output voltage of the converter by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load output voltage. Alternatively, the amount of converter output capacitance can be dramatically reduced while maintaining a given amount of droop in the converter output voltage in response to the same given load transient by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load voltage.
Referring now to FIG. 2, the operation of conventional current-mode DC/DC converter 10 is described. A constant-frequency signal CLK sets SR-Latch 12 and turns on power switch 14 once per every cycle of the constant-frequency signal CLK. Power switch 14 remains on for a fraction of the cycle of the CLK signal (known as the “Duty Cycle”) as determined by the output of comparator 16. During the “off-time” of power switch 14, diode 18 conducts current flowing through inductor 20 to load 22. In an alternate configuration, diode 18 is replaced by a second power switch (not shown), which is controlled in a complementary fashion to power switch 14. Such a configuration is known as Synchronous Rectification.
As will be described in more detail hereinafter, the duty cycle of DC/DC converter 10 is modulated by a negative- feedback voltage loop to maintain the desired output voltage VOUT across load 22. In a current-mode converter (as in FIG. 2), output voltage regulation is achieved in an indirect fashion by controlling a sensed current. The current through power switch 14 is sensed, and therefore controlled, by current sensor 24, and signal VISENSE, which is proportional to the current sensed by current sensor 24, is issued. However, it is to be understood that either the current through inductor 20 or the current through diode 18 can be sensed instead.
To achieve output voltage regulation, output voltage VOUT is sensed and divided down by the voltage divider formed by R1 and R2 to produce the voltage VFB at node 26. Error Amp 28 amplifies the difference between VFB and the voltage reference VREF at node 30 and produces the error voltage VERROR at node 32. Thus, error amp 28 adjusts the VERROR voltage at node 30 as needed to achieve a power switch 14 duty cycle that forces VFB at node 26 to be equal to VREF. Subtraction circuit 35 subtracts VISENSE from VERROR. Because the current sensed by current sensor 24 is subtracted from VERROR in the form of VISENSE, error amp 28 also adjusts VERROR at node 32 in accordance with VISENSE to produce the needed duty cycle. This results in an effective control, or programming, of the current sensed by current sensor 24. Depending on the gain of the signal conditioning block 36, the VERROR signal at node 32 can be proportional to the intra-cycle peaks of the sensed current (known as Peak Current Control) or the VERROR signal may be proportional to the average value of the sensed current (known as Average Current Control).
To implement either Peak Current or Average Current Control, it is necessary to add frequency compensation to the voltage feedback loop to achieve stability. Frequency compensation is accomplished by CCOMP and R1. CCOMP and R1 add a high-frequency pole into the feedback loop that cancels a zero that is due to the Equivalent Series Resistance (ESR) of the output capacitor CL. Depending on the details of the circuit values, this compensating pole is sometimes not needed. The feedback resistor RFB is adjusted to control the DC gain of error amplifier 28, and thereby provide the desired amount of droop in the output voltage VOUT of converter 10. Since the voltage VERROR at node 32 is proportional to VISENSE, which represents the current sensed by current sensor 24 and which is proportional to load current IOUT, a reduction in DC gain will cause the output voltage VOUT to vary with the load current IOUT. In this manner, a controlled droop in the output impedance of converter 10 is achieved. For example, the voltage VISENSE may vary by 2V as the load current IOUT varies from 0 to 10 Amps. If the ratio of RFB to R1, is equal to 10 (ten), the voltage VOUT will decrease by 0.1V as the load current is increased from 0 to 10 Amps (hence, “Droop”).
The fundamental problem with the method of converter 10 in achieving and controlling droop resides in the low DC gain of the voltage feedback loop. This low gain is used to provide the drooping characteristic, but it also has an undesirable side-effect. As a result of this low DC gain, any variations in the VRAMP signal or DC offsets in current sensor 24 or comparator 16 will be reflected in a corresponding error in the voltage VOUT. For example, if the average value of the voltage VRAMP has tolerance of ±200 mV, and the ratio of RFB to R1 is equal to 20, an additional error term of ±10 mV on the voltage VOUT will result. The only known solution to this problem is to design precise circuitry in order to achieve low-offset voltages and/or a precise VRAMP voltage. The inclusion of such precise circuitry adds substantially to the cost and complexity of a DC/DC converter.
Referring now to FIG. 3, there is illustrated one embodiment of an improved current-mode DC/DC converter 100 of the present invention. DC/DC converter 10 includes SR latch 112 having a constant-frequency signal CLK which sets latch 112 which, in turn, turns on power switch 114. Power switch 114, although shown schematically as a conventional switch, is a transistor-based switch having one or more power transistors configured to source current in response to an input signal, which is the output of latch 112. Switch 114 remains in the on state for a fraction of the period of the CLK signal, which is known as the duty cycle, as determined by comparator 116. The current flowing through load 122 is sensed by current sensor 124, which issues signal VISENSE. The duty cycle of power switch 114 is modulated by a negative voltage feedback loop. Voltage VFB at node 126 is input to error amplifier 128. Summing circuit 129 sums voltages VISENSE and VOUT. This summed voltage is then divided by a voltage divider formed by R1 and R2, thereby creating voltage VFB at node 126. Thus, VISENSE is a component of VFB. Error amplifier 128 compares VFB with VREF, thereby creating VERROR. Comparator 116 compares VERROR with VRAMP. The output of comparator 116 periodically resets latch 112 to thereby determine the duty cycle of power switch 114. Error amplifier 128 includes, in its negative voltage feedback path RCOMP and CCOMP, which provide for the frequency compensation of VFB. The gain of error amplifier 128 is determined by the ratio of RCOMP to R1.
The most fundamental feature of DC/DC converter 100 is that current sensor 124 is electrically connected to the output voltage feedback loop. More particularly, VISENESE is divided by the voltage divider formed by R1 and R2, and this divided portion forms part of VFB. However, it is to be understood that the current through inductor 120 or the current through diode 118 can be sensed and similarly connected to the output voltage feedback loop, rather than the current through power switch 114. VISENESE is connected to the voltage feedback loop without first being frequency compensated by error amplifier 128, as in conventional DC/DC converter 10 of FIG. 2. The principle advantage of not performing frequency compensation upon signal VISENESE prior to the connection thereof with the output voltage feedback signal is that the gain of error amp 128 is thereby permitted to be arbitrarily high at DC (note the absence of RF), thus providing DC/DC converter 100 excellent output voltage accuracy that is essentially immune to variations in the VRAMP voltage and offset voltages, etc.
To understand how DC/DC converter 100 creates the desired drooping output voltage characteristic, first consider the operation of DC/DC converter 100 under a no-load condition with IOUT=0. In this case, VISENSE=0, and the output voltage VOUT of converter 100, under this no-load condition, is given by Vref (R1+R2)/R2. Note that R1 and R2 here are intentionally chosen so that the no-load output voltage of converter 100 is a predetermined amount greater than the desired target voltage. At full load, when IOUT=IMAX, VISENSE will equal VISENSE, MAX, and thus we have VOUT=[VREF(R1+R2)/R2]−VISENSE ,MAX. Thus, as the current through load 122 increases from zero to full load current, output voltage VOUT decreases, or droops, by VISENSE,MAX Volts.
Note especially that the same frequency compensation provided by RCOMP and CCOMP is applied to both the VFB voltage signal and the VISENSE current signal. In this way, average current mode control is implemented without the need for a separate signal conditioning block (Gc(s) in FIG. 2). This is another advantage of DC/DC converter 100. Average current mode control and accurate droop are achieved using a single amplifier. The frequency compensation in DC/DC converter 10 introduces a pole at very low frequency, which is set by the characteristics of error amp 128, and a zero which is set by RCOMP and CCOMP. For the voltage feedback loop, a high DC gain is provided, which makes the output voltage of DC/DC converter 100 essentially immune from errors in VRAMP and offset voltage errors. Likewise, in regards to current, the high DC gain and averaging characteristic of the frequency compensation provide excellent response to the average value of the sensed current. Because of the current-mode control, the two poles associated with the LC filter formed by inductor 120 and load capacitor 121 are split, with one pole moving to a relatively high frequency and the other pole moving to a relatively low frequency. The zero is placed before the crossover of the frequency compensation loop, which effectively cancels the effect of the low-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121. The high frequency gain of error amp 128 is determined by the ratio RCOMP/R1. This ratio is adjusted to provide suitable high frequency current gain (and the associated pole-splitting of the LC filter poles). The high-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121 is used to compensate for the zero associated with the ESR of load capacitor 121. In this manner, a response that is essentially a single-pole response having excellent phase margin is achieved.
Referring now to FIGS. 4A and 4B, two practical circuits are illustrated for the summing of VOUT and VISENSE. In FIG. 4A, error amplifier 128 is configured as a summing amplifier to sum voltages VOUT and VISENSE. R3 has been added between current sensor 124 and node 126. Note that, in the configuration of FIG. 4A, it is necessary to divide the voltage VREF by a factor of two to obtain the correct output voltage VERROR. In FIG. 4B, the sensed current signal is summed into the VFB node 126 as a current. This is a particularly useful approach, because it allows the voltage VREF to be used directly, rather than being divided by two, and also allows the magnitude of the droop to be easily adjusted by varying the value of R1.
While this invention has been described as having a preferred design, the present invention can be further modified within the spirit and scope of this disclosure. This application is therefore intended to cover any variations, uses, or adaptations of the present invention using the general principles disclosed herein. Further, this application is intended to cover such departures from the present disclosure as come within the known or customary practice in the art to which this invention pertains and which fall within the limits of the appended claims.

Claims (27)

What is claimed:
1. A DC/DC converter having an output voltage and sourcing an output current to a load, said DC/DC converter comprising:
an error amplifier having a reference input and a summing input, said reference input being electrically connected to a reference voltage, said summing input being electrically connected to each of the output voltage and the output current of said DC/DC converter, said summing input configured for adding together the output voltage and the output current, said error amplifier issuing an error signal and being configured for adjusting said error signal dependent at least in part upon the output voltage and the output current;
a comparator receiving said error signal, said comparator having a ramp input electrically connected to a voltage ramp signal, said comparator having a comparator output signal, said comparator output signal based at least in part upon said error input; and
a power switch having an on condition and an off condition, said power supply configured for supplying dc current to the load when in said on condition, said power switch having a control input electrically connected to said comparator output signal, said power switch being responsive to said comparator output signal to change between said on condition and said off condition to thereby adjust the output current of said DC/DC converter.
2. The DC/DC converter of claim 1, wherein said power switch comprises at least one power transistor configured for supplying the output current to the load.
3. The DC/DC converter of claim 1, further comprising:
an inductor electrically connected between a first circuit node and the load, said first circuit node being disposed intermediate said power switch and the load, said inductor carrying the output current to the load;
a diode electrically connected between said first circuit node and ground, said diode being configured for carrying return load current, said return load current flowing from the load when said power switch is in said off condition; and
a current sensor having a current input, a current output, and a sensing output, the output current flowing into said current input and out of said current output, said current output being electrically connected to said first circuit node, said current sensor being configured for sensing at least one of said load current and said return load current and for issuing a sensor output signal representative of the output current, said sensor output signal being electrically coupled to said summing input of said error amplifier.
4. The DC/DC converter of claim 3, further comprising a voltage divider, said voltage divider having a divider input and a divider output, said divider input being electrically connected to the output voltage and to said sensing output of said current sensor, said divider output being electrically connected to said summing input of said error amplifier.
5. The converter of claim 1, further comprising a summing circuit including a voltage divider having a first resistor electrically connected between said summing input of said error amplifier and the output voltage, a second resistor electrically connected between said summing input and said sensing output of said current sensor, and a third resistor electrically connected between said summing input and ground.
6. The converter of claim 1 further comprising a summing circuit, said summing circuit including a voltage divider having an output voltage resistor electrically connected between said summing input of said error amplifier and the output voltage, a voltage to current converter for converting a voltage signal representative of the output current to a current signal, said voltage to current converter being electrically coupled to said summing input, and a second resistor connected between said summing input and ground.
7. A method of providing droop in the output voltage of a DC/DC converter having an output current, said method comprising the steps of:
sensing the output current to thereby determine an output current signal representative of the output current;
further sensing the output voltage to thereby determine an output voltage signal representative of the output voltage;
summing said output current signal and said output voltage signal to thereby determine a voltage feedback signal;
comparing said voltage feedback signal with a reference voltage to thereby determine an error signal;
further comparing said error signal to a ramp voltage signal to thereby determine a current control signal; and
controlling the output voltage based at least in part upon said current control signal.
8. The method of claim 7, wherein said sensing step comprises sensing the output current with a current sensor, said current sensor issuing said output current signal.
9. The method of claim 7, wherein said summing step comprises a summing circuit configured for adding together said output current signal and said output voltage signal.
10. The method of claim 7, wherein said comparing step comprises an error amplifier having a summing input, each of said output current signal and said output voltage signal being electrically connected to said summing input, said error amplifier having a reference input electrically connected to a reference voltage supply, said error amplifier issuing an error signal representative of a difference between the sum of said output current signal and said output voltage signal and the reference voltage.
11. The method of claim 7, wherein said further comparing step comprises a comparator having a first input electrically connected to said error signal and a second input connected to a voltage ramp signal, said comparator comparing said error signal to said voltage ramp signal and issuing said current control signal.
12. The method of claim 7, wherein said controlling step comprises electrically connecting said current control signal to at least one power transistor, said power transistor configured for adjustably sourcing the output current in response to said current control signal.
13. A controller for a DC/DC converter having an output voltage and providing an output current to a load, the controller comprising:
an error amplifier adapted to issue an error signal dependent at least in part upon a signal representative of the output voltage, a signal representative of the output current and a first reference signal;
a comparator, responsive to the error signal from the error amplifier, the comparator adapted to issue a comparator signal, the comparator signal based at least in part upon the error signal and a second reference signal; and
wherein the error amplifier and the comparator are configured to establish the output voltage of the converter which output voltage decreases with increasing load current according to a predefined output impedance.
14. The controller of claim 13, wherein the second reference signal is a ramp.
15. A controller for a DC/DC converter having an output voltage and providing an output current to a load, the controller comprising:
at least one first node adapted to receive a signal representative of the output current;
at least one second node adapted to receive a signal representative of the output voltage;
an error amplifier, responsive to the signal representative of the output current from the at least one first node and the signal representative of the output voltage from the at least one second node, and adapted to issue an error signal dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference signal;
a comparator, responsive to the error amplifier, the comparator adapted to issue a comparator output signal, the comparator output signal based at least in part upon the error signal and a second reference signal; and
compensation components coupled to the error amplifier that provide a high bandwidth frequency response.
16. The controller of claim 15, wherein the error amplifier and the comparator are operable to establish the no-load output voltage of the converter at a selected voltage above a target no-load voltage of the DC/DC converter.
17. The controller of claim 15, wherein the error amplifier and the comparator are configured to establish the no-load output voltage of the converter at a selected voltage above a target no-load output voltage for the DC/DC converter.
18. The controller of claim 15, wherein the second reference signal is a ramp.
19. A controller for a DC/DC converter having an output voltage and providing an output current to a load, the method comprising:
an error amplifier adapted to issue an error signal dependent at least in part upon a signal representative of the output voltage, a signal representative of the output current and a first reference signal; and
a comparator, responsive to the error signal from the error amplifier, the comparator adapted to issue a comparator signal, the comparator signal based at least in part upon the error signal and a second reference signal; and
wherein the controller has a high DC gain.
20. The controller of claim 19, wherein the error amplifier and the comparator are configured to establish the no-load output voltage of the converter at a selected voltage above a target no-load output voltage for the DC/DC converter.
21. A circuit for controlling a DC/DC converter having an output current and an output voltage, the circuit comprising:
a circuit that combines a signal representative of the output current, a signal representative of the output voltage and a first reference signal to thereby determine an error signal;
a comparator, responsive to the error signal, that is adapted to compare the error signal to a second reference signal to thereby determine a control signal; and
wherein the DC/DC converter has a high loop DC gain.
22. The circuit of claim 21, wherein the circuit that combines positions a non-load output voltage of the DC/DC converts at a selected voltage level above a target non-load voltage for the DC/DC converter.
23. The circuit of claim 21, wherein the second reference signal is a ramp.
24. A method for controlling a DC/DC converter having an output voltage and providing an output current to a load, the method comprising:
receiving a signal representative of the output current;
receiving a signal representative of the output voltage;
issuing an error signal dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference;
issuing a comparison signal, the comparison signal based at least in part upon the error signal and a second reference;
issuing a control signal based at least in part upon the comparison signal, wherein the control signal controls the DC/DC converter; and
wherein issuing the error signal comprises issuing the error signal with a circuit with a high DC gain.
25. The method of claim 24, wherein the second reference is a ramp.
26. A controller for a DC/DC converter, the controller comprising:
at least one first node adapted to receive a signal representative of the output current;
at least one second node adapted to receive a signal representative of the output voltage; and
control circuitry, coupled to the at least one first and at least one second nodes, the control circuitry configured to establish a no-load output voltage of the converter at a selected voltage above a target no-load voltage for the DC/DC converter.
27. The controller of claim 26, wherein the control circuitry comprises:
an error amplifier, responsive to the signal representative of the output current from the at least one first node and the signal representative of the output voltage from the at least one second node, and adapted to issue an error signal dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference signal; and
compensation components coupled to the error amplifier.
US13/250,464 1999-09-01 2011-09-30 Current mode DC/DC converter with controlled output impedance Expired - Lifetime USRE44910E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/250,464 USRE44910E1 (en) 1999-09-01 2011-09-30 Current mode DC/DC converter with controlled output impedance

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US15197199P 1999-09-01 1999-09-01
US09/591,360 US6181120B1 (en) 1999-09-01 2000-06-09 Current mode dc/dc converter with controlled output impedance
US10/045,169 USRE38906E1 (en) 1999-09-01 2002-01-11 Current mode DC/DC converter with controlled output impedance
US10/375,914 USRE38780E1 (en) 1999-09-01 2003-02-26 Current mode DC/DC converter with controlled output impedance
US11/294,700 USRE42897E1 (en) 1999-09-01 2005-12-05 Current mode DC/DC converter with controlled output impedance
US13/250,464 USRE44910E1 (en) 1999-09-01 2011-09-30 Current mode DC/DC converter with controlled output impedance

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/591,360 Reissue US6181120B1 (en) 1999-09-01 2000-06-09 Current mode dc/dc converter with controlled output impedance

Publications (1)

Publication Number Publication Date
USRE44910E1 true USRE44910E1 (en) 2014-05-27

Family

ID=22541039

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/591,360 Ceased US6181120B1 (en) 1999-09-01 2000-06-09 Current mode dc/dc converter with controlled output impedance
US10/045,169 Expired - Lifetime USRE38906E1 (en) 1999-09-01 2002-01-11 Current mode DC/DC converter with controlled output impedance
US11/294,700 Expired - Lifetime USRE42897E1 (en) 1999-09-01 2005-12-05 Current mode DC/DC converter with controlled output impedance
US13/250,464 Expired - Lifetime USRE44910E1 (en) 1999-09-01 2011-09-30 Current mode DC/DC converter with controlled output impedance

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/591,360 Ceased US6181120B1 (en) 1999-09-01 2000-06-09 Current mode dc/dc converter with controlled output impedance
US10/045,169 Expired - Lifetime USRE38906E1 (en) 1999-09-01 2002-01-11 Current mode DC/DC converter with controlled output impedance
US11/294,700 Expired - Lifetime USRE42897E1 (en) 1999-09-01 2005-12-05 Current mode DC/DC converter with controlled output impedance

Country Status (4)

Country Link
US (4) US6181120B1 (en)
KR (1) KR100596555B1 (en)
CN (1) CN1218461C (en)
TW (1) TW493117B (en)

Families Citing this family (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181120B1 (en) * 1999-09-01 2001-01-30 Intersil Corporation Current mode dc/dc converter with controlled output impedance
US6680604B2 (en) * 2000-03-27 2004-01-20 Intersil Corporation Methods to control the droop when powering dual mode processors and associated circuits
IT1319007B1 (en) * 2000-10-16 2003-09-19 St Microelectronics Srl MANAGEMENT SYSTEM OF A PLURALITY OF VRM MODULES AND RELATED SYNCHRONIZATION METHODS
US6504411B2 (en) 2000-11-02 2003-01-07 Intersil Americas Inc. Redundant latch circuit and associated methods
FR2832509B1 (en) * 2001-11-19 2004-02-27 Atmel Nantes Sa OVERLOAD DETECTOR FOR CONTINUOUS VOLTAGE CONVERTER, COMPONENT AND DEVICE THEREOF
US6747855B2 (en) * 2002-01-24 2004-06-08 Intel Corporation Innovative regulation characteristics in multiple supply voltages
US6664774B2 (en) 2002-03-27 2003-12-16 Semtech Corporation Offset peak current mode control circuit for multiple-phase power converter
TWI275232B (en) * 2002-04-25 2007-03-01 Quanta Comp Inc Dual frequency pulse-width-modulation voltage regulation device
EP1367703A1 (en) * 2002-05-31 2003-12-03 STMicroelectronics S.r.l. Method of regulation of the supply voltage of a load and relative voltage regulator
ES2545682T3 (en) * 2002-06-17 2015-09-14 Abb Technology Ag DC / DC converter with filter to limit the oscillation of the input current and associated method
US6768658B2 (en) 2002-09-04 2004-07-27 Artesyn Technologies, Inc. DC-DC power supply with at least two paralleled converters and current share method for same
US6696824B1 (en) * 2002-09-05 2004-02-24 Texas Instruments Incorported Reduction of external component count in variable voltage integrated DC/DC converter
US7839132B2 (en) * 2002-11-15 2010-11-23 Nxp B.V. Power converter
US6833689B1 (en) * 2003-06-20 2004-12-21 Power Integrations, Inc. Method for reducing the cost of voltage regulation circuitry in switch mode power supplies
TWI239135B (en) * 2003-06-26 2005-09-01 O2Micro Int Ltd DC-to-DC converter with improved transient response
TWI231643B (en) * 2003-09-05 2005-04-21 Shindengen Electric Mfg Switching power supply
CN100539409C (en) * 2004-02-13 2009-09-09 瑞昱半导体股份有限公司 Output impedance control circuit device and control method thereof and output-stage circuit device
EP1723483A4 (en) * 2004-02-17 2010-06-30 Agere Systems Inc Switching power supply controller with built-in supply switching
CN100403226C (en) * 2004-03-11 2008-07-16 英特赛尔美国股份有限公司 Droop amplifier circuit for a DC-DC converter
JP4252485B2 (en) * 2004-03-29 2009-04-08 富士通マイクロエレクトロニクス株式会社 Switching regulator control circuit, switching regulator, and switching regulator control method
US7352161B2 (en) * 2004-12-15 2008-04-01 Texas Instruments Incorporated Burst-mode switching voltage regulator with ESR compensation
US7919952B1 (en) * 2005-03-21 2011-04-05 Microsemi Corporation Automatic gain control technique for current monitoring in current-mode switching regulators
US7605572B2 (en) * 2005-03-31 2009-10-20 Virginia Tech Intellectual Properties, Inc. Input current sensing AVP method for future VRM
US7224153B2 (en) * 2005-04-26 2007-05-29 Texas Instruments Incorporated Apparatus and method to compensate for effects of load capacitance on power regulator
US8350551B2 (en) * 2005-06-03 2013-01-08 Intersil Americas LLC Power-supply controller
US7439721B2 (en) * 2005-06-03 2008-10-21 Intersil Americas Inc. Constant-on-time power-supply controller and related system and method
US7425819B2 (en) * 2005-06-16 2008-09-16 Microsemi Corporation Slope compensation circuit
US7449874B2 (en) * 2005-10-11 2008-11-11 Analog Devices, Inc. System and method for voltage control of adjustable regulators
US7528587B2 (en) * 2005-12-27 2009-05-05 Linear Technology Corporation Switched converter with variable peak current and variable off-time control
JP2007212441A (en) * 2006-01-12 2007-08-23 Nissan Motor Co Ltd Voltage detecting apparatus
TWI325679B (en) * 2006-05-24 2010-06-01 Intersil Inc Voltage regulator and method of current cancellation for a voltage regulator
KR101278951B1 (en) * 2006-05-24 2013-06-26 페어차일드코리아반도체 주식회사 Mixed type frequency compensating circuit, control circuit, dc-dc converter and method of controlling the same
EP1863157A1 (en) * 2006-05-31 2007-12-05 STMicroelectronics S.r.l. Controller for DC-DC converters with by-pass compensation also for multi-phase applications
US8410823B2 (en) * 2006-12-06 2013-04-02 Broadcom Corporation Method and system for an LC resonant current gain boosting amplifier
US7969124B2 (en) * 2007-06-01 2011-06-28 Advantest Corporation Power supply apparatus, test apparatus, and electronic device
US8130519B2 (en) * 2008-11-12 2012-03-06 Supertex, Inc. Led driver with low harmonic distortion of input AC current and methods of controlling the same
US8115459B2 (en) * 2008-07-24 2012-02-14 Exar Corporation ESR zero estimation and auto-compensation in digitally controlled buck converters
CN101340148B (en) * 2008-08-12 2012-07-18 北京中星微电子有限公司 Low difference voltage regulator and power source converter
KR101469633B1 (en) * 2008-08-20 2014-12-05 엘지이노텍 주식회사 Device for converting dc/dc
US8441244B2 (en) * 2008-09-15 2013-05-14 Stmicroelectronics S.R.L. Control system for switching DC-DC converters
CN101771348B (en) * 2009-01-07 2013-01-30 艾默生网络能源系统北美公司 Method and device for regulating voltage of intermediate bus of switching power supply
CN101847025B (en) * 2009-03-23 2013-11-06 尼克森微电子股份有限公司 Adaptive constant voltage control circuit and adaptive power conversion controller
JP2010279132A (en) * 2009-05-27 2010-12-09 Toshiba Corp Dc-dc converter
US8698433B2 (en) 2009-08-10 2014-04-15 Emerson Climate Technologies, Inc. Controller and method for minimizing phase advance current
US8264192B2 (en) 2009-08-10 2012-09-11 Emerson Climate Technologies, Inc. Controller and method for transitioning between control angles
US8493014B2 (en) * 2009-08-10 2013-07-23 Emerson Climate Technologies, Inc. Controller and method for estimating, managing, and diagnosing motor parameters
US8344706B2 (en) * 2009-08-10 2013-01-01 Emerson Climate Technologies, Inc. System and method for rejecting DC current in power factor correction systems
US8476873B2 (en) * 2009-08-10 2013-07-02 Emerson Climate Technologies, Inc. System and method for current balancing
US8406021B2 (en) * 2009-08-10 2013-03-26 Emerson Climate Technologies, Inc. System and method for reducing line current distortion
US8264860B2 (en) * 2009-08-10 2012-09-11 Emerson Climate Technologies, Inc. System and method for power factor correction frequency tracking and reference generation
US8508166B2 (en) 2009-08-10 2013-08-13 Emerson Climate Technologies, Inc. Power factor correction with variable bus voltage
US8358098B2 (en) * 2009-08-10 2013-01-22 Emerson Climate Technologies, Inc. System and method for power factor correction
JP2011061913A (en) * 2009-09-07 2011-03-24 Panasonic Corp Switching power supply device and semiconductor device therefor
US8143923B2 (en) * 2009-12-07 2012-03-27 Semiconductor Components Industries, Llc Circuit and method for determining a current
TWI383565B (en) * 2009-12-31 2013-01-21 Chung Hsin Elec & Mach Mfg Linear modulated voltage transformer circuitry
TWI429174B (en) * 2010-09-15 2014-03-01 Analog Vision Technology Inc Active wire compensation circuit and controller with the same
US20120229107A1 (en) * 2011-03-11 2012-09-13 Intersil Americas Inc. System and method for current sensing within a voltage regulator
US9099919B2 (en) 2011-05-09 2015-08-04 The Hong Kong University Of Science And Technology Single-inductor-multiple-output regulator with synchronized current mode hysteretic control
US9634593B2 (en) 2012-04-26 2017-04-25 Emerson Climate Technologies, Inc. System and method for permanent magnet motor control
US9240749B2 (en) 2012-08-10 2016-01-19 Emerson Climate Technologies, Inc. Motor drive control using pulse-width modulation pulse skipping
CN103036432B (en) * 2012-12-07 2015-02-25 上海电力学院 Pulse width modulation (PWM) hysteresis control method based on ripple
US9337731B2 (en) * 2012-12-13 2016-05-10 Linear Technology Corporation Power converter for generating both positive and negative output signals
US9543834B2 (en) * 2013-04-26 2017-01-10 Fujitsu Ten Limited Switching regulator, electronic device, and electronic circuit
JP6280331B2 (en) * 2013-09-09 2018-02-14 株式会社デンソーテン Power circuit
CN103683927A (en) * 2013-11-18 2014-03-26 常州大学 Switch power supply current type dual pulse skip modulation method and device thereof
US9912234B2 (en) 2014-03-24 2018-03-06 Intersil Americas LLC Systems and methods for mitigation of resistor nonlinearity errors in single or multiphase switching voltage regulators employing inductor DCR current sensing
EP3161924A1 (en) 2014-06-27 2017-05-03 Philips Lighting Holding B.V. Power supply system and method and circuit using the same
US9455636B2 (en) 2014-12-16 2016-09-27 Stmicroelectronics S.R.L. Control method and device employing primary side regulation in a quasi-resonant AC/DC flyback converter
WO2016134319A1 (en) 2015-02-19 2016-08-25 Enphase Energy, Inc. Method and apparatus for time-domain droop control with integrated phasor current control
US9520796B2 (en) 2015-03-06 2016-12-13 Stmicroelectronics S.R.L. Control method and device for quasi-resonant high-power-factor flyback converter
US9621029B2 (en) * 2015-03-18 2017-04-11 Stmicroelectronics S.R.L. Method and device for high-power-factor flyback converter
US9413340B1 (en) * 2015-05-05 2016-08-09 Fidelix Co., Ltd. DC-to-DC voltage converter using switching frequency detection
CN105388957B (en) * 2015-12-21 2018-06-08 深圳市华星光电技术有限公司 A kind of feedback control circuit and power management module
US10122179B2 (en) * 2016-05-19 2018-11-06 Qualcomm Incorporated Power supplies with feedback
US9913329B2 (en) 2016-06-30 2018-03-06 Stmicroelectronics S.R.L. Control method and device employing primary side regulation in a quasi-resonant AC/DC flyback converter without analog divider and line-sensing
KR102521718B1 (en) * 2016-11-01 2023-04-14 삼성전자주식회사 Supply modulator including switched-mode power supplier and transmitting device including the same
US10778081B2 (en) * 2018-02-21 2020-09-15 Texas Instruments Incorporated Ripple compensation for burst mode control
US10700653B2 (en) 2018-04-23 2020-06-30 Globalfoundries Inc. Wideband low noise amplifier having DC loops with back gate biased transistors
CN108539979B (en) * 2018-05-02 2020-11-17 成都芯源系统有限公司 DC converter and voltage DC conversion method
US10622897B2 (en) * 2018-09-17 2020-04-14 Hamilton Sundstrand Corporation Controller for buck DC/DC converter with effective decoupling
US11190109B2 (en) 2019-01-04 2021-11-30 Advanced Energy Industries, Inc. Control circuit for a power converter
US11509210B1 (en) * 2021-06-14 2022-11-22 Texas Instruments Incorporated Frequency synchronization for a voltage converter

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4468722A (en) 1982-07-28 1984-08-28 Reliance Electric Company Power supply having slope controlled output volt-ampere characteristic
US4536700A (en) 1984-03-28 1985-08-20 United Technologies Corporation Boost feedforward pulse width modulation regulator
US4635178A (en) 1983-11-04 1987-01-06 Ceag Electric Corp. Paralleled DC power supplies sharing loads equally
US4924170A (en) 1989-01-03 1990-05-08 Unisys Corporation Current sharing modular power supply
US5045989A (en) 1988-09-06 1991-09-03 Kabushiki Kaisha Toshiba PWM power supply eliminating modulation-frequency components from ground potentials
US5192906A (en) 1989-03-08 1993-03-09 Ant Nachrichtentechnik Gmbh Switching regulator with current limiting shutdown
US5200643A (en) 1989-02-21 1993-04-06 Westinghouse Electric Corp. Parallel electric power supplies with current sharing and redundancy
US5477132A (en) 1992-01-10 1995-12-19 Space Systems/Loral, Inc. Multi-sectioned power converter having current-sharing controller
US5513089A (en) 1993-06-18 1996-04-30 Hiyoshi Electric Works Co., Ltd. Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses
US5514947A (en) * 1995-01-31 1996-05-07 National Semiconductor Corporation Phase lead compensation circuit for an integrated switching regulator
US5627460A (en) 1994-12-28 1997-05-06 Unitrode Corporation DC/DC converter having a bootstrapped high side driver
US5635871A (en) * 1992-12-15 1997-06-03 Doble Engineering Company Low phase error amplifying
US5734259A (en) 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5770926A (en) * 1995-12-28 1998-06-23 Samsung Electronics, Co., Ltd. Feedback control system of an electronic ballast which detects arcing of a lamp
US5808455A (en) 1996-11-13 1998-09-15 Micro Linear Corporation DC-to-DC converter having hysteretic current limiting
US5838147A (en) 1994-11-28 1998-11-17 Sharp Kabushiki Kaisha IC wherein a chopper-type buck regulator PNP switch supplies base current to the load
US5877611A (en) 1996-10-09 1999-03-02 Lucent Technologies Inc. Simple and efficient switching regulator for fast transient loads such as microprocessors
US5917312A (en) 1998-06-16 1999-06-29 Lucent Technologies Inc. System and method for voltage positioning a regulator and regulator employing the same
US5949229A (en) 1996-08-28 1999-09-07 Samsung Electronics, Co., Ltd. Power factor correction circuit having an error signal multiplied by a current signal
US6058030A (en) 1997-11-20 2000-05-02 Intersil Corporation Multiple output DC-to-DC converter having enhanced noise margin and related methods
US6064187A (en) 1999-02-12 2000-05-16 Analog Devices, Inc. Voltage regulator compensation circuit and method
US6181120B1 (en) * 1999-09-01 2001-01-30 Intersil Corporation Current mode dc/dc converter with controlled output impedance
USRE38780E1 (en) 1999-09-01 2005-08-23 Intersil Americas Inc. Current mode DC/DC converter with controlled output impedance

Patent Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4468722A (en) 1982-07-28 1984-08-28 Reliance Electric Company Power supply having slope controlled output volt-ampere characteristic
US4635178A (en) 1983-11-04 1987-01-06 Ceag Electric Corp. Paralleled DC power supplies sharing loads equally
US4536700A (en) 1984-03-28 1985-08-20 United Technologies Corporation Boost feedforward pulse width modulation regulator
US5045989A (en) 1988-09-06 1991-09-03 Kabushiki Kaisha Toshiba PWM power supply eliminating modulation-frequency components from ground potentials
US4924170A (en) 1989-01-03 1990-05-08 Unisys Corporation Current sharing modular power supply
US5200643A (en) 1989-02-21 1993-04-06 Westinghouse Electric Corp. Parallel electric power supplies with current sharing and redundancy
US5192906A (en) 1989-03-08 1993-03-09 Ant Nachrichtentechnik Gmbh Switching regulator with current limiting shutdown
US5477132A (en) 1992-01-10 1995-12-19 Space Systems/Loral, Inc. Multi-sectioned power converter having current-sharing controller
US5635871A (en) * 1992-12-15 1997-06-03 Doble Engineering Company Low phase error amplifying
US5513089A (en) 1993-06-18 1996-04-30 Hiyoshi Electric Works Co., Ltd. Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses
US5838147A (en) 1994-11-28 1998-11-17 Sharp Kabushiki Kaisha IC wherein a chopper-type buck regulator PNP switch supplies base current to the load
US5627460A (en) 1994-12-28 1997-05-06 Unitrode Corporation DC/DC converter having a bootstrapped high side driver
US5514947A (en) * 1995-01-31 1996-05-07 National Semiconductor Corporation Phase lead compensation circuit for an integrated switching regulator
US5734259A (en) 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5770926A (en) * 1995-12-28 1998-06-23 Samsung Electronics, Co., Ltd. Feedback control system of an electronic ballast which detects arcing of a lamp
US5949229A (en) 1996-08-28 1999-09-07 Samsung Electronics, Co., Ltd. Power factor correction circuit having an error signal multiplied by a current signal
US5877611A (en) 1996-10-09 1999-03-02 Lucent Technologies Inc. Simple and efficient switching regulator for fast transient loads such as microprocessors
US5808455A (en) 1996-11-13 1998-09-15 Micro Linear Corporation DC-to-DC converter having hysteretic current limiting
US6058030A (en) 1997-11-20 2000-05-02 Intersil Corporation Multiple output DC-to-DC converter having enhanced noise margin and related methods
US5917312A (en) 1998-06-16 1999-06-29 Lucent Technologies Inc. System and method for voltage positioning a regulator and regulator employing the same
US6064187A (en) 1999-02-12 2000-05-16 Analog Devices, Inc. Voltage regulator compensation circuit and method
US6181120B1 (en) * 1999-09-01 2001-01-30 Intersil Corporation Current mode dc/dc converter with controlled output impedance
CN1291821A (en) 1999-09-01 2001-04-18 英特赛尔公司 Current mode DC/DC inverter possessing controllable output impedance
USRE38780E1 (en) 1999-09-01 2005-08-23 Intersil Americas Inc. Current mode DC/DC converter with controlled output impedance
USRE38906E1 (en) 1999-09-01 2005-12-06 Intersil Americas, Inc. Current mode DC/DC converter with controlled output impedance
USRE42897E1 (en) 1999-09-01 2011-11-08 Intersil Americas Inc. Current mode DC/DC converter with controlled output impedance

Non-Patent Citations (42)

* Cited by examiner, † Cited by third party
Title
"A Pentium Pro Voltage Regulator Module (VRM) Using the HIP6003 PWM Controller (HIP6003EVAL1)", "Application Note AN9664", Dec. 1996, pp. 1-7, Publisher: Intersil Corporation.
"HIP6002 Buck and Synchronous-Rectifier PWM Controller and Output Voltage Monitor", "Harris Semiconductor", Dec. 1996, Publisher: Harris Corporation.
"HIP6003 Buck Pulse-Width Modulator (PWM) Controller and Output Voltage Monitor", "Harris Semiconductor", Dec. 1996, Publisher: Harris Corporation.
"Linear Integrated Circuits Data and Applications Handbook: Regulating Pulse Width Modulators", "Unitrode IC Data Handbook", 1990, pp. 4-79 thru 4-86, Publisher: Unitrode Integrated Circuits Corporation.
"Pulse-Width-Modulation Control Circuits", "Data Sheets", Jan. 1983, pp. 2-123 thru 2-130, Publisher: Texas Instruments.
"RC5052 High Performance Programmable Synchronous DC-DC Controller for Low Voltage Microprocessors", 1998, Publisher: Fairchild Semiconductor Corporation.
"Regulating Pulse Width Modulator", "Silicon General Product Catalog", Jan 1989, pp. 4-89 thru 4-92, Publisher: Silicon General, Inc., Published in: Garden Grove, CA.
"UC1875/6/7/8, UC2875/6/7/8 UC3875/6/7/8 Phase Shift Resonant Controller", "Unitrode Products from Texas Instruments", Jul. 1999, Publisher: Texas Instruments Inc.
Chinese Patent Office, "Cause of Invalidation", "from Foreign Counterpart of U.S. Appl. No. 09/591,360", Oct. 9, 2012, pp. 1-22, Published in: CN.
Chinese Patent Office, "Office Action", "from Foreign Counterpart of U.S. Appl. No. 09/591,360", Jun. 11, 2004, pp. 15, Published in: CN.
Chinese Patent Office, "Supplemental Cause of Invalidation", "from Foreign Counterpart of U.S. Appl. No. 09/591,360", May 29, 2013, pp. 1-101, Published in: CN.
Decker, D.K. And L.Y. Inouye, "Operation of High Power Converters in Parallel", "NASA Contractor Report", Mar. 1993, No. 191095, Publisher: NASA.
Dixon, "Average Current Mode Control of Switching Power Supplies", "Texas Instruments Incorporated", 2001, pp. 5-1 thru 5-14.
Jamerson, Cliff and Chuck Mullett, "Paralleling Supplies via Various Droop Methods", "Technical Papers of the Ninth International High Frequency Power Conversion 1994 Conference", Apr. 17-21, 1994, Publisher: Intertec International Inc., Published in: San Jose, California.
Korean Patent Office, "Notice of Allowance", "from Foreign Counterpart of U.S. Appl. No. 09/591,360", Mar. 29, 2006, pp. 1-3, Published in: KR.
Korean Patent Office, "Office Action", "from Foreign Counterpart of U.S. Appl. No. 09/591,360", Sep. 26, 2005, pp. 1-4, Published in: KR.
Lin, Chang-Shiarn and Chern-Lin Chen, "Single-Wire Current-Share Paralleling of Current-Mode Controlled DC Power Supplies", "29th Annual IEEE Power Electronics Specialists Conference", 1998, pp. 52-58, vol. 1, Publisher: IEEE.
Meador et al., "Pass Transistor Option for Voltage Error Amplifiers", "Technical Developments", Aug. 1, 1989, vol. 9, Publisher: Motorola, Inc.
Miller, Greg , "A Voltage Regulator Module (VRM) Using the HIP6004 PWM Controller (HIP6004EVAL1)", "Application Notes AN9672", Jan. 1997, Publisher: Intersil Americas.
Miller, Greg, "Embedded DC-DC Converters Using the HIP6004 and HIP6005 (HIP6004EVAL3, HIP6005EVAL3)", "Application NOte AN9706", Feb. 1997, Publisher: Intersil.
Moussaoui et al., "An Overview of the Control Scheme for Distributed Power Systems", "Southcon Conference Record", Jun. 25-27, 1996, pp. 584-591, Publisher: IEEE, Published in: Orlando, FL.
U.S. Patent and Trademark Office, "Advisory Action", "U.S. Appl. No. 11/294,700", Aug. 4, 2008, pp. 1-3.
U.S. Patent and Trademark Office, "Advisory Action", "U.S. Appl. No. 11/294,700", Feb. 1, 2011, pp. 1-4.
U.S. Patent and Trademark Office, "Advisory Action", "U.S. Appl. No. 11/294,700", Feb. 11, 2011, pp. 1-4.
U.S. Patent and Trademark Office, "Certificate of Correction", "U.S. Appl. No. 10/375,914", Apr. 29, 2008, p. 1.
U.S. Patent and Trademark Office, "Ex Parte Quayle Office Action", "U.S. Appl. No. 10/045,169", Aug. 20, 2002, pp. 1-5.
U.S. Patent and Trademark Office, "Ex Parte Quayle Office Action", "U.S. Appl. No. 10/045,169", Sep. 18, 2002, pp. 1-6.
U.S. Patent and Trademark Office, "Final Office Action", "U.S. Appl. No. 11/294,700", Jan. 14, 2011, pp. 1-4.
U.S. Patent and Trademark Office, "Final Office Action", "U.S. Appl. No. 11/294,700", Jul. 19, 2010, pp. 1-5.
U.S. Patent and Trademark Office, "Final Office Action", "U.S. Appl. No. 11/294,700", May 19, 2008, pp. 1-5.
U.S. Patent and Trademark Office, "Notice of Allowability", "U.S. Appl. No. 10/375,914", Feb. 14, 2005, pp. 1-3.
U.S. Patent and Trademark Office, "Notice of Allowance", "U.S. Appl. No. 10/045,169", Jan. 2, 2003, pp. 1-5.
U.S. Patent and Trademark Office, "Notice of Allowance", "U.S. Appl. No. 10/045,169", Jul. 12, 2004, pp. 1-4.
U.S. Patent and Trademark Office, "Notice of Allowance", "U.S. Appl. No. 10/375,914", Jul. 12, 2004, pp. 1-5.
U.S. Patent and Trademark Office, "Notice of Allowance", "U.S. Appl. No. 11/294,700", Jun. 28, 2011, pp. 1-5.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 10/375,914", Nov. 21, 2003, pp. 1-5.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 11/294,700", Jan. 22, 2010, pp. 1-5.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 11/294,700", Mar. 11, 2010, pp. 1-5.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 11/294,700", Nov. 1, 2010, pp. 1-10.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 11/294,700", Oct. 2, 2009, pp. 1-5.
U.S. Patent and Trademark Office, "Office Action", "U.S. Appl. No. 11/294,700", Sep. 27, 2007, pp. 1-7.
Walter, Mike and Greg Miller, "An Embedded Pentium Pro Power Supply Using the HIP6002 PWM Controller (HIP6002EVAL1)", "Application Notes AN9668", Dec. 1996, pp. 1-7, Publisher: Harris Corporation.

Also Published As

Publication number Publication date
KR20010030202A (en) 2001-04-16
CN1291821A (en) 2001-04-18
CN1218461C (en) 2005-09-07
USRE42897E1 (en) 2011-11-08
TW493117B (en) 2002-07-01
US6181120B1 (en) 2001-01-30
USRE38906E1 (en) 2005-12-06
KR100596555B1 (en) 2006-07-06

Similar Documents

Publication Publication Date Title
USRE44910E1 (en) Current mode DC/DC converter with controlled output impedance
USRE38780E1 (en) Current mode DC/DC converter with controlled output impedance
US5600234A (en) Switch mode power converter and method
US8476882B2 (en) Reference voltage based equivalent series resistance (ESR) emulation for constant on-time (COT) control of buck regulators
KR100744592B1 (en) Dc-dc converter, dc-dc converter control circuit, and dc-dc converter control method
US8536841B2 (en) PWM control circuit of a converter and the control method thereof
US9966832B1 (en) Predictive ripple-cancelling signal into error amplifier of switch mode power supply
US8890499B2 (en) Buck DC-DC converter with improved accuracy
US9899921B1 (en) Adaptive slope compensation for current mode switching power supply
US20160087595A1 (en) Multi-stage amplifier
US9735574B2 (en) Switching regulator circuits and methods
US9086708B2 (en) High slew rate switching regulator circuits and methods
US8922187B2 (en) Buck DC-DC converter with improved accuracy and stability
CN114825926A (en) Pulse width modulation controller for hybrid converter
US11482930B2 (en) Systems and methods for providing intelligent constant on-time control
US20230327552A1 (en) Switching power supply, and control circuit and control method thereof
US20100164453A1 (en) Current mode dc-dc converter
US11502601B2 (en) Control circuit and control method of power converter
TWI406486B (en) Systems and methods of primary-side sensing and regulation for flyback power converter with high stability
US11411556B2 (en) Duty cycle control for switching power converters
US20230421052A1 (en) Ripple amplitude compensation circuit for ripple based control of dc-dc converter
US20230223851A1 (en) Apparatus and method for controlling transient boost circuit of voltage regulator through feedback signals obtained by differential sensing applied to output capacitor
US20230063861A1 (en) Control circuit, control chip and power supply device
KR0170202B1 (en) Power factor compensation circuit for booster type converter having output voltage compensation function
CN116896266A (en) Current sensing technology for conductive inductance type voltage stabilizer

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERSIL COMMUNICATIONS, INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:029901/0479

Effective date: 20010523

Owner name: INTERSIL AMERICAS INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERSIL COMMUNICATIONS, INC.;REEL/FRAME:029898/0529

Effective date: 20060801

Owner name: INTERSIL CORPORATION, FLORIDA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAWKES, CHARLES E.;WALTERS, MICHAEL M.;ISHAM, ROBERT H.;SIGNING DATES FROM 20000526 TO 20000606;REEL/FRAME:029898/0400

AS Assignment

Owner name: INTERSIL AMERICAS LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL AMERICAS INC.;REEL/FRAME:033119/0484

Effective date: 20111223

CC Certificate of correction