USRE45931E1 - Method of manufacturing a semiconductor device - Google Patents

Method of manufacturing a semiconductor device Download PDF

Info

Publication number
USRE45931E1
USRE45931E1 US14/291,451 US201414291451A USRE45931E US RE45931 E1 USRE45931 E1 US RE45931E1 US 201414291451 A US201414291451 A US 201414291451A US RE45931 E USRE45931 E US RE45931E
Authority
US
United States
Prior art keywords
resin
address information
wiring substrate
semiconductor devices
molded semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US14/291,451
Inventor
Tsutomu Wada
Masachika Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to US14/291,451 priority Critical patent/USRE45931E1/en
Application granted granted Critical
Publication of USRE45931E1 publication Critical patent/USRE45931E1/en
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF ADDRESS Assignors: RENESAS ELECTRONICS CORPORATION
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54406—Marks applied to semiconductor devices or parts comprising alphanumeric information
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85203—Thermocompression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to the technology of the manufacturing of semiconductor devices, and particularly to a technique which is useful for the manufacturing of semiconductor devices of the resin mold type in which multiple semiconductor chips mounted on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into individual semiconductor devices.
  • Japanese Patent Unexamined Publication No. Hei 11(1999)-214588 describes a method of manufacturing semiconductor devices of the resin mold type in which multiple semiconductor chips mounted on a TAB tape are molded with resin and thereafter the resin and TAB tape are cut into individual semiconductor devices.
  • the above-mentioned patent publication also discloses a technique for preventing the displacement of the cutting position of the resin and TAB tape based on the accurate observation of the cutting position which is displayed in terms of the reflected light from part of copper wire patterns formed in the periphery of the land section of the resin-molded tape.
  • the inventors of the present invention are developing a technique for manufacturing semiconductor devices of the resin mold type in which multiple semiconductor chips which are mounted in a matrix arrangement on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into individual semiconductor devices.
  • a conceivable manner, for example, is to form marks of address information on the injector pin or the like of the molding die which is used for molding semiconductor chips with resin so that distinct address information is appended to the area of each resin-molded semiconductor device at the block molding of semiconductor chips on the wiring substrate.
  • the inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information to each of the resin-molded semiconductor devices.
  • the inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information of each of the resin-molded semiconductor devices to part of the wiring substrate.
  • the inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information of each of the resin-molded semiconductor devices to part of the resin mold corresponding to the individual resin-molded semiconductor devices.
  • the inventive method of manufacturing semiconductor devices includes processing steps of dividing semiconductor chips which are mounted on a wiring substrate into blocks and molding the chips with resin and thereafter dicing each of the blocks into a plurality of resin-molded semiconductor devices.
  • FIG. 1 is an enlarged plan view showing part of the matrix substrate (upper side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 2 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention;
  • FIGS. 3(a) and 3(b) are enlarged plan views showing the upper side and rear side, respectively, of an area of the matrix substrate for one resin-molded semiconductor device;
  • FIG. 4 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 5 is an enlarged cross-sectional view showing part of the matrix substrate used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 6 is a plan view of the matrix substrate (upper side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 7 is a plan view of the matrix substrate (rear side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 8 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 9 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention.
  • FIG. 10 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 11 is a brief cross-sectional view of the molding die showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention.
  • FIG. 12 is a plan view of the matrix substrate (upper side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 13 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIG. 14 is a brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention.
  • FIG. 15 is a plan view of the matrix substrate (rear side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention
  • FIGS. 16(a) and 16(b) are a plan view and brief cross-sectional view, respectively, of the resin-molded semiconductor device
  • FIG. 17 is a flowchart showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention.
  • FIG. 18 is a functional block diagram showing an example of electronic appliance which incorporates the inventive resin-molded semiconductor device
  • FIG. 19 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 2 of this invention.
  • FIG. 20 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 2 of this invention
  • FIGS. 21(a) and 21(b) are a plan view and brief cross-sectional view, respectively, of the resin-molded semiconductor device.
  • FIG. 22 is a flowchart showing the manufacturing method of resin-molded semiconductor devices based on embodiment 2 of this invention.
  • FIG. 1 and FIG. 2 show part of the matrix substrate which is used for the manufacturing of resin-molded semiconductor devices based on this embodiment.
  • FIG. 1 shows the chip mounting surface (upper side)
  • FIG. 2 shows the packaging surface (rear side).
  • the matrix substrate 1 A is a thin wiring substrate of resin having dimensions of 500 mm by 500 mm and 0.22 to 0.6 mm in thickness, for example, on the upper side of which are mounted a plurality of semiconductor chips in a matrix arrangement in the pellet putting process which will be explained later.
  • the matrix substrate 1 A is made of a known material for wiring substrates, e.g., glass epoxy resin, BT resin or polyamide resin, and particularly it can be made of such an inexpensive material for wiring substrates as glass epoxy resin thereby to lower the manufacturing cost of resin-molded semiconductor devices.
  • the matrix substrate 1 A can also be made of a wiring substrate having flexibility such as a flexible printed circuit (FPC) for example.
  • FPC flexible printed circuit
  • the matrix substrate 1 A has on its upper side the formation of pads 2 , alignment targets 3 which guide the positioning of semiconductor chips on the matrix substrate 1 A in the pellet putting process which will be explained later, and wire patterns (not shown) which are connected electrically with the pads 2 .
  • the matrix substrate 1 A has on its rear side the formation of pads 4 which are to be connected with solder bumps in the ball bonding process which will be explained later, wire patterns 5 formed integrally with the pads 4 , alignment targets 6 which guide the positioning at the connection of the solder bumps to the pads 4 , index patterns 7 which orients the resin-molded semiconductor devices on the circuit board at packaging, and address information patterns 8 which indicate the address information of individual resin-molded semiconductor devices.
  • FIG. 3(a) shows a rectangular area on the upper side of the matrix substrate 1 A enclosed by the dash-dot line in FIG. 1 , i.e., the area for one resin-molded semiconductor device, and it has dimensions of 6.4 to 6.6 mm by 6.4 to 6.6 mm for example.
  • the pads 2 , alignment targets 3 and wire patterns are formed by the etching process of an electrolytic copper foil (or pressed copper foil) of around 20 ⁇ m in thickness stuck on the upper side of the matrix substrate 1 A.
  • the pads 2 and alignment targets 3 having a unit pattern shown in FIG. 3(a) are formed repeatedly in the longitudinal and lateral directions on the matrix substrate 1 A. Wire patterns (not shown) are arranged in the same fashion.
  • FIG. 3(b) shows an area op the rear side of the matrix substrate 1 A for one resin-molded semiconductor device.
  • the pads 4 , wire patterns 5 , alignment target 6 , index pattern 7 , and address information pattern 8 are formed by the etching process for an electrolytic copper foil (or pressed copper foil) of around 20 ⁇ m in thickness stuck on the rear side of the matrix substrate 1 A.
  • These patterns, except for the address information pattern 8 having a unit pattern shown in FIG. 3(b) are formed repeatedly in the longitudinal and lateral directions on the matrix substrate 1 A.
  • the pads 4 and wire pattern 5 are connected electrically to the pads 2 on the upper side by through-holes (not shown) formed in the matrix substrate 1 A.
  • the number of pads 4 formed in the area of one resin-molded semiconductor device is 6 by 8 in the longitudinal and lateral directions, i.e., 48 , for example.
  • the pads 4 have an interval of alignment of 0.75 mm in the longitudinal and lateral directions for example.
  • the alignment target 6 and index pattern 7 shown in the figure have a cross and triangular shapes, respectively, for example.
  • the address information pattern 8 contains information indicative of the position of the resin-molded semiconductor device within the matrix substrate 1 A.
  • areas of individual semiconductor devices have patterns of are A 11 , A 12 , . . . , A 21 , A 22 , . . . , and so on.
  • the alignment target 6 , index pattern 7 and address information pattern 8 located at separate positions in the example shown in the figure can be unified and located at one position to have these roles at once.
  • FIG. 4 shows an example of the unified pattern which combines the index pattern 7 and address information pattern 8 .
  • the unified pattern has a shape (rectangular pattern) of index pattern 7 which is common to each area of one resin-molded semiconductor device and has a pattern section (character pattern) of address information pattern 8 which is different among the areas.
  • the address information pattern 8 which is a 3-digit character pattern such as A 11 , A 12 , . . . , A 21 , A 22 , . . . , and so on in the example shown in the figure, can be arbitrary provided that it is unique to each area of one resin-molded semiconductor device.
  • the address information pattern 8 may contain information other than the chip location of the foregoing case, e.g., it may contain the production lot or the type number of the molding die which is used in the molding process which will be explained later.
  • FIG. 5 shows the cross section of part of the matrix substrate 1 A.
  • the matrix substrate 1 A is coated on both sides thereof with known thin solder resist 9 of epoxy resin or the like having a thickness of around several tens micro-meters for example so as to prevent short-circuiting between wire patterns 5 by solder.
  • the pads 2 and 4 and index pattern 7 are cleared of the solder resist 9 on their surfaces and rendered the Au plating or the like when necessary.
  • the address information pattern 8 has its surface coated with or cleared of the solder resist 9 depending on the means of reading the pattern 8 (camera, microscope, etc.).
  • the matrix substrate 1 A is cut into segments to get matrix substrates 1 B for molding as shown in FIG. 6 and FIG. 7 .
  • This matrix substrate 1 B has a longitudinal and lateral dimensions of around 30 to 70 mm by 150 to 230 mm for example.
  • the matrix substrate 1 B for molding has its dimensions determined from the dimensions of the molding die used in the molding process, and therefore this cut-dividing process is not needed when the matrix substrate 1 A has been made in accordance with the dimensions of the molding die.
  • the matrix substrate 1 A is cut with a known dicing machine (dicer) which is designed to cut resin wiring substrates.
  • the matrix substrate 1 B is punched at its four corners to have the formation of guide holes 11 which are used for the positioning when it is loaded to the die in the molding process.
  • semiconductor chips (will be termed simply “chips” hereinafter) 12 are mounted on the upper surface of the matrix substrate 1 B.
  • the chip 12 has on its major surface the formation of memory LSI such as SRAM (Static Random Access Memory), and it is a monocrystalline silicon chip having a longitudinal and lateral dimensions of around 4.5 to 5.0 mm by 5.5 to 6.0 mm, with bonding pads BP being formed on the two confronting sides.
  • memory LSI Static Random Access Memory
  • bonding pads BP being formed on the two confronting sides.
  • the chip 12 is stuck to the matrix substrate 1 B with the known glue of acrylic-epoxy resin, Ag paste, or the like.
  • the pads 2 on the matrix substrate 1 B and the bonding pads BP on the chip 12 are connected electrically with wires 13 .
  • the wires 13 are gold (Au) wires for example.
  • a known wire bonding machine which is based on heat-pressing and ultrasonic vibration is used for the connection of wires 13 .
  • all chips 12 on the matrix substrate 1 B are molded at once (block molding) with resin 14 .
  • the matrix substrate 1 B is loaded into the die 15 of the molding machine as shown in FIG. 11 , with the guide holes 11 formed at the corners of the matrix substrate 1 B (refer to FIG. 6 and FIG. 7 ) being coupled with the pins (not shown) of the die 15 so that the substrate 1 B is positioned accurately, and resin is fed into the space (cavity) between the upper section 15 a and lower section 15 b of the die 15 .
  • the resin 14 used for this molding process is known epoxy resin which contains silica for example.
  • the molding machine used in this process is a known machine which is used generally for the manufacturing of QFP (Quad Flat Package) and wafer level CSP (Chip Size Package) for example.
  • the contraction of the resin mold 14 following the block molding of all chips 12 on the matrix substrate 1 B can cause it to warp, resulting possibly in the difficulty of connection between pads 4 and solder bumps in the ball bonding process which will be explained later. Therefore, if this event is probable, it is desirable to prevent the warping of matrix substrate 1 B by using a molding die having multiple cavities thereby to split the substrate 1 B into multiple blocks, or forming slits 16 in the matrix substrate 1 B as shown in FIG. 12 .
  • solder bumps 17 are connected to the pads 4 which are formed on the rear side of the matrix substrate 1 B.
  • the solder bump 17 is made from known Sn-Pb eutectic alloy solder or the like for example.
  • solder balls are loaded to a known ball bonding tool which is used generally for the manufacturing of BGA (Ball Grid Array) for example, these solder balls are put on all pads 4 of the matrix substrate 1 B at once, and the substrate 1 B is heated in the oven to cause the solder balls to reflow.
  • the matrix substrate 1 B is positioned accurately based on the observation of the alignment target 6 with a camera or the like.
  • the matrix substrate 1 B which is covered on the upper side with the resin mold 14 is cut into pieces to get BGA-type resin-molded semiconductor devices 20 .
  • a known dicing machine (dicer) which is used generally for cutting resin circuit boards, for example, with a dicing blade of around 200 ⁇ m in width being attached, is used for this dicing process.
  • alignment targets 18 for dicing are formed of the material of wire patterns (copper), for example, together with other alignment targets 3 and 6 .
  • the resin-molded semiconductor devices 20 resulting from the dicing of the matrix substrate 1 B undergo the selection test with testers, and a mark 19 of the product type, lot number, etc. (including the index mark of the upper side) is printed on the surface of the resin mold 14 as shown in FIG. 16 .
  • This marking is based on the known laser printing or ink printing.
  • the resin-molded semiconductor devices 20 undergo the selection test with testers and visual inspection, and selected good products are packed and shipped to the client manufacturer, where these parts will be packaged on circuit boards of various electronic appliances.
  • a resin-molded semiconductor device 20 At the mounting of a resin-molded semiconductor device 20 on a circuit board, it is positioned accurately based on the observation of the index pattern 7 formed on its packaging surface with a camera or the like.
  • FIG. 17 shows by flowchart the semiconductor device manufacturing processes explained above.
  • FIG. 18 shows by functional block diagram an electronic appliance, i.e., portable telephone set, which incorporates the resin-molded semiconductor device 20 explained above.
  • the address information patterns 8 which are formed by use of the wiring material on the packaging surface of the matrix substrate 1 A in the preceding embodiment 1, can be formed in a different manner as follows.
  • a matrix substrate 1 A as shown in FIG. 19 is prepared.
  • This matrix substrate 1 A has the same structure as the matrix substrate 1 A of the preceding embodiment 1 except that it does not have the address information patterns 8 .
  • FIG. 21 shows by flowchart the above-mentioned manufacturing processes.
  • the present invention is not confined to resin-molded semiconductor devices of the BGA type, but is applicable to various resin-molded semiconductor devices, such as TSOJ, LGA and mini-card, having external connecting terminals other than the solder bumps.
  • Semiconductor chips are not confined to SRAM, but various memory LSI chips such as of DRAM and flash memory can be used.
  • the inventive technique is applicable also to the case of using standard (existing) molding dies of clients, whereby the manufacturing cost of resin-molded semiconductor devices can be reduced.

Abstract

For the manufacturing of semiconductor devices, in which multiple semiconductor chips which are mounted on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into individual resin-molded semiconductor devices, disclosed herein is a technique for easily determining the position of each resin-molded semiconductor device in its former state on the wiring substrate even after the dicing process. The processing steps include implementing the block molding with resin for multiple semiconductor chips mounted on a wiring substrate and thereafter dicing the wiring substrate into individual resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending an address information pattern to each of the resin-molded semiconductor devices.

Description

BACKGROUND OF THE INVENTION
The present invention relates to the technology of the manufacturing of semiconductor devices, and particularly to a technique which is useful for the manufacturing of semiconductor devices of the resin mold type in which multiple semiconductor chips mounted on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into individual semiconductor devices.
Japanese Patent Unexamined Publication No. Hei 11(1999)-214588 describes a method of manufacturing semiconductor devices of the resin mold type in which multiple semiconductor chips mounted on a TAB tape are molded with resin and thereafter the resin and TAB tape are cut into individual semiconductor devices.
The above-mentioned patent publication also discloses a technique for preventing the displacement of the cutting position of the resin and TAB tape based on the accurate observation of the cutting position which is displayed in terms of the reflected light from part of copper wire patterns formed in the periphery of the land section of the resin-molded tape.
SUMMARY OF THE INVENTION
The inventors of the present invention are developing a technique for manufacturing semiconductor devices of the resin mold type in which multiple semiconductor chips which are mounted in a matrix arrangement on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into individual semiconductor devices.
In adopting this manufacturing method, it is necessary to know easily, even after the dicing process, the position of each finished resin-molded semiconductor device in its former state on the wiring substrate in order to conduct the prompt analysis of faulty products resulting from a process and find out the defective position.
A conceivable manner, for example, is to form marks of address information on the injector pin or the like of the molding die which is used for molding semiconductor chips with resin so that distinct address information is appended to the area of each resin-molded semiconductor device at the block molding of semiconductor chips on the wiring substrate.
However, this manner necessitates an awkward work of forming on the molding die different patterns of address information for each type of product, and it is not applicable to the case of using standard (existing) molding dies of clients.
It is an object of the present invention to provide for the manufacturing of semiconductor devices of the resin mold type, in which multiple semiconductor chips which are mounted on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into multiple semiconductor devices, a technique for finding out easily, even after the dicing process, the position of each resin-molded semiconductor device in its former state on the wiring substrate.
These and other objects and novel features of the present invention will become apparent from the following description of specification taken in conjunction with the accompanying drawings.
Among the affairs of the present invention disclosed in this specification, representatives are summarized as follows.
The inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information to each of the resin-molded semiconductor devices.
The inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information of each of the resin-molded semiconductor devices to part of the wiring substrate.
The inventive method of manufacturing semiconductor devices includes processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices, with the substrate dicing step being preceded by a step of appending address information of each of the resin-molded semiconductor devices to part of the resin mold corresponding to the individual resin-molded semiconductor devices.
The inventive method of manufacturing semiconductor devices includes processing steps of dividing semiconductor chips which are mounted on a wiring substrate into blocks and molding the chips with resin and thereafter dicing each of the blocks into a plurality of resin-molded semiconductor devices.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an enlarged plan view showing part of the matrix substrate (upper side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 2 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIGS. 3(a) and 3(b) are enlarged plan views showing the upper side and rear side, respectively, of an area of the matrix substrate for one resin-molded semiconductor device;
FIG. 4 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 5 is an enlarged cross-sectional view showing part of the matrix substrate used for the manufacturing of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 6 is a plan view of the matrix substrate (upper side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 7 is a plan view of the matrix substrate (rear side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 8 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 9 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 10 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 11 is a brief cross-sectional view of the molding die showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 12 is a plan view of the matrix substrate (upper side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 13 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 14 is a brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 15 is a plan view of the matrix substrate (rear side) showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIGS. 16(a) and 16(b) are a plan view and brief cross-sectional view, respectively, of the resin-molded semiconductor device;
FIG. 17 is a flowchart showing the manufacturing method of resin-molded semiconductor devices based on embodiment 1 of this invention;
FIG. 18 is a functional block diagram showing an example of electronic appliance which incorporates the inventive resin-molded semiconductor device;
FIG. 19 is an enlarged plan view showing part of the matrix substrate (rear side) used for the manufacturing of resin-molded semiconductor devices based on embodiment 2 of this invention;
FIG. 20 is a plan view and brief cross-sectional view of the matrix substrate showing the manufacturing method of resin-molded semiconductor devices based on embodiment 2 of this invention;
FIGS. 21(a) and 21(b) are a plan view and brief cross-sectional view, respectively, of the resin-molded semiconductor device; and
FIG. 22 is a flowchart showing the manufacturing method of resin-molded semiconductor devices based on embodiment 2 of this invention;
 DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiments of this invention will be explained in detail with reference to the drawings. Throughout the drawings which explain the embodiments, identical parts are referred to by the same symbols, and their explanation will not be repeated.
Embodiment 1
FIG. 1 and FIG. 2 show part of the matrix substrate which is used for the manufacturing of resin-molded semiconductor devices based on this embodiment. FIG. 1 shows the chip mounting surface (upper side), and FIG. 2 shows the packaging surface (rear side).
The matrix substrate 1A is a thin wiring substrate of resin having dimensions of 500 mm by 500 mm and 0.22 to 0.6 mm in thickness, for example, on the upper side of which are mounted a plurality of semiconductor chips in a matrix arrangement in the pellet putting process which will be explained later. The matrix substrate 1A is made of a known material for wiring substrates, e.g., glass epoxy resin, BT resin or polyamide resin, and particularly it can be made of such an inexpensive material for wiring substrates as glass epoxy resin thereby to lower the manufacturing cost of resin-molded semiconductor devices. The matrix substrate 1A can also be made of a wiring substrate having flexibility such as a flexible printed circuit (FPC) for example.
As shown in FIG. 1, the matrix substrate 1A has on its upper side the formation of pads 2, alignment targets 3 which guide the positioning of semiconductor chips on the matrix substrate 1A in the pellet putting process which will be explained later, and wire patterns (not shown) which are connected electrically with the pads 2.
As shown in FIG. 2, the matrix substrate 1A has on its rear side the formation of pads 4 which are to be connected with solder bumps in the ball bonding process which will be explained later, wire patterns 5 formed integrally with the pads 4, alignment targets 6 which guide the positioning at the connection of the solder bumps to the pads 4, index patterns 7 which orients the resin-molded semiconductor devices on the circuit board at packaging, and address information patterns 8 which indicate the address information of individual resin-molded semiconductor devices.
FIG. 3(a) shows a rectangular area on the upper side of the matrix substrate 1A enclosed by the dash-dot line in FIG. 1, i.e., the area for one resin-molded semiconductor device, and it has dimensions of 6.4 to 6.6 mm by 6.4 to 6.6 mm for example. The pads 2, alignment targets 3 and wire patterns (not shown) are formed by the etching process of an electrolytic copper foil (or pressed copper foil) of around 20 μm in thickness stuck on the upper side of the matrix substrate 1A. The pads 2 and alignment targets 3 having a unit pattern shown in FIG. 3(a) are formed repeatedly in the longitudinal and lateral directions on the matrix substrate 1A. Wire patterns (not shown) are arranged in the same fashion.
FIG. 3(b) shows an area op the rear side of the matrix substrate 1A for one resin-molded semiconductor device. The pads 4, wire patterns 5, alignment target 6, index pattern 7, and address information pattern 8 are formed by the etching process for an electrolytic copper foil (or pressed copper foil) of around 20 μm in thickness stuck on the rear side of the matrix substrate 1A. These patterns, except for the address information pattern 8, having a unit pattern shown in FIG. 3(b) are formed repeatedly in the longitudinal and lateral directions on the matrix substrate 1A. The pads 4 and wire pattern 5 are connected electrically to the pads 2 on the upper side by through-holes (not shown) formed in the matrix substrate 1A.
The number of pads 4 formed in the area of one resin-molded semiconductor device is 6 by 8 in the longitudinal and lateral directions, i.e., 48, for example. The pads 4 have an interval of alignment of 0.75 mm in the longitudinal and lateral directions for example. The alignment target 6 and index pattern 7 shown in the figure have a cross and triangular shapes, respectively, for example.
The address information pattern 8 contains information indicative of the position of the resin-molded semiconductor device within the matrix substrate 1A. Specifically, areas of individual semiconductor devices have patterns of are A11, A12, . . . , A21, A22, . . . , and so on. The alignment target 6, index pattern 7 and address information pattern 8 located at separate positions in the example shown in the figure can be unified and located at one position to have these roles at once. For example, FIG. 4 shows an example of the unified pattern which combines the index pattern 7 and address information pattern 8. In this case, the unified pattern has a shape (rectangular pattern) of index pattern 7 which is common to each area of one resin-molded semiconductor device and has a pattern section (character pattern) of address information pattern 8 which is different among the areas.
The address information pattern 8, which is a 3-digit character pattern such as A11, A12, . . . , A21, A22, . . . , and so on in the example shown in the figure, can be arbitrary provided that it is unique to each area of one resin-molded semiconductor device. The address information pattern 8 may contain information other than the chip location of the foregoing case, e.g., it may contain the production lot or the type number of the molding die which is used in the molding process which will be explained later.
FIG. 5 shows the cross section of part of the matrix substrate 1A. The matrix substrate 1A is coated on both sides thereof with known thin solder resist 9 of epoxy resin or the like having a thickness of around several tens micro-meters for example so as to prevent short-circuiting between wire patterns 5 by solder. Among the above-mentioned various kinds of patterns, the pads 2 and 4 and index pattern 7 are cleared of the solder resist 9 on their surfaces and rendered the Au plating or the like when necessary. The address information pattern 8 has its surface coated with or cleared of the solder resist 9 depending on the means of reading the pattern 8 (camera, microscope, etc.).
Next, the method of manufacturing resin-molded semiconductor devices based on the foregoing matrix substrate 1A will be explained by following the processing steps in connection with FIG. 6 through FIG. 16.
Initially, the matrix substrate 1A is cut into segments to get matrix substrates 1B for molding as shown in FIG. 6 and FIG. 7. This matrix substrate 1B has a longitudinal and lateral dimensions of around 30 to 70 mm by 150 to 230 mm for example. The matrix substrate 1B for molding has its dimensions determined from the dimensions of the molding die used in the molding process, and therefore this cut-dividing process is not needed when the matrix substrate 1A has been made in accordance with the dimensions of the molding die. The matrix substrate 1A is cut with a known dicing machine (dicer) which is designed to cut resin wiring substrates. The matrix substrate 1B is punched at its four corners to have the formation of guide holes 11 which are used for the positioning when it is loaded to the die in the molding process.
Next, as shown in FIG. 8, semiconductor chips (will be termed simply “chips” hereinafter) 12 are mounted on the upper surface of the matrix substrate 1B. The chip 12 has on its major surface the formation of memory LSI such as SRAM (Static Random Access Memory), and it is a monocrystalline silicon chip having a longitudinal and lateral dimensions of around 4.5 to 5.0 mm by 5.5 to 6.0 mm, with bonding pads BP being formed on the two confronting sides. In mounting the chip 12 on the matrix substrate 1B, it is positioned accurately based on the observation of the alignment targets 3 with a camera or the like. The chip 12 is stuck to the matrix substrate 1B with the known glue of acrylic-epoxy resin, Ag paste, or the like.
Next, as shown in FIG. 9, the pads 2 on the matrix substrate 1B and the bonding pads BP on the chip 12 are connected electrically with wires 13. The wires 13 are gold (Au) wires for example. A known wire bonding machine which is based on heat-pressing and ultrasonic vibration is used for the connection of wires 13.
Next, as shown in FIG. 10, all chips 12 on the matrix substrate 1B are molded at once (block molding) with resin 14. Specifically, the matrix substrate 1B is loaded into the die 15 of the molding machine as shown in FIG. 11, with the guide holes 11 formed at the corners of the matrix substrate 1B (refer to FIG. 6 and FIG. 7) being coupled with the pins (not shown) of the die 15 so that the substrate 1B is positioned accurately, and resin is fed into the space (cavity) between the upper section 15a and lower section 15b of the die 15. The resin 14 used for this molding process is known epoxy resin which contains silica for example. The molding machine used in this process is a known machine which is used generally for the manufacturing of QFP (Quad Flat Package) and wafer level CSP (Chip Size Package) for example.
Due to the larger size of the matrix substrate 1B as compared with usual resin-molded semiconductor devices (e.g., QFP), the contraction of the resin mold 14 following the block molding of all chips 12 on the matrix substrate 1B can cause it to warp, resulting possibly in the difficulty of connection between pads 4 and solder bumps in the ball bonding process which will be explained later. Therefore, if this event is probable, it is desirable to prevent the warping of matrix substrate 1B by using a molding die having multiple cavities thereby to split the substrate 1B into multiple blocks, or forming slits 16 in the matrix substrate 1B as shown in FIG. 12.
Next, as shown in FIG. 13, solder bumps 17 are connected to the pads 4 which are formed on the rear side of the matrix substrate 1B. The solder bump 17 is made from known Sn-Pb eutectic alloy solder or the like for example. Specifically, solder balls are loaded to a known ball bonding tool which is used generally for the manufacturing of BGA (Ball Grid Array) for example, these solder balls are put on all pads 4 of the matrix substrate 1B at once, and the substrate 1B is heated in the oven to cause the solder balls to reflow. At connection of solder balls to the pads 4, the matrix substrate 1B is positioned accurately based on the observation of the alignment target 6 with a camera or the like.
Next, as shown in FIG. 14, the matrix substrate 1B which is covered on the upper side with the resin mold 14 is cut into pieces to get BGA-type resin-molded semiconductor devices 20. A known dicing machine (dicer) which is used generally for cutting resin circuit boards, for example, with a dicing blade of around 200 μm in width being attached, is used for this dicing process. By the formation of alignment targets 18 for dicing on the rear side of the matrix substrate 1B as shown in FIG. 15, semiconductor devices can be cut out to have more accurate dimensions. The alignment targets 18 are formed of the material of wire patterns (copper), for example, together with other alignment targets 3 and 6.
The resin-molded semiconductor devices 20 resulting from the dicing of the matrix substrate 1B undergo the selection test with testers, and a mark 19 of the product type, lot number, etc. (including the index mark of the upper side) is printed on the surface of the resin mold 14 as shown in FIG. 16. This marking is based on the known laser printing or ink printing.
The resin-molded semiconductor devices 20 undergo the selection test with testers and visual inspection, and selected good products are packed and shipped to the client manufacturer, where these parts will be packaged on circuit boards of various electronic appliances. At the mounting of a resin-molded semiconductor device 20 on a circuit board, it is positioned accurately based on the observation of the index pattern 7 formed on its packaging surface with a camera or the like.
FIG. 17 shows by flowchart the semiconductor device manufacturing processes explained above. FIG. 18 shows by functional block diagram an electronic appliance, i.e., portable telephone set, which incorporates the resin-molded semiconductor device 20 explained above.
According to the manufacturing method of the foregoing embodiment, it is readily possible, even after the dicing of matrix substrate 1A, to find out the position of each finished resin-molded semiconductor device 20 in its former state on the matrix substrate 1A based on the observation with a camera, microscope, or human eyes of the address information pattern 8 which has been formed on the matrix substrate 1A, whereby the analysis of faulty products resulting from a process and finding of the defective position can be done promptly.
Embodiment 2
The address information patterns 8, which are formed by use of the wiring material on the packaging surface of the matrix substrate 1A in the preceding embodiment 1, can be formed in a different manner as follows.
Initially, a matrix substrate 1A as shown in FIG. 19 is prepared. This matrix substrate 1A has the same structure as the matrix substrate 1A of the preceding embodiment 1 except that it does not have the address information patterns 8.
Next, the processing steps of the preceding embodiment 1 shown in FIG. 6 through FIG. 11 are followed to implement the cutting out of matrix substrates 1B for molding, bonding of wires 13, and block molding of chips 12 with the resin mold 14. Finally, marks 19 of the product type, lot number, etc. are printed on the surface of the resin mold 14, and, at the same time in this embodiment, address information patterns 8 are printed on the surface of the resin mold 14 as shown in FIG. 20. The marks 19 and address information patterns 8 are printed based on the known laser printing or ink printing. The marks 19 are the same pattern for all areas of resin-molded semiconductor devices, while the address information patterns 8 are different for individual areas.
Next, the processing steps of the preceding embodiment 1 shown in FIG. 13 and FIG. 14 are followed to implement the connection of the solder bumps 17 and dicing of the matrix substrate 1B, thereby completing a resin-molded semiconductor device 20 as shown in FIG. 21. Printing of the mark 19 and address information pattern 8 on the surface of the resin mold 14 may be implemented after the connection of the solder bumps 17. The resin-molded semiconductor devices 20 undergo the selection test with testers and visual inspection, and selected good products are packed and shipped to the client manufacturer, where these parts will be packaged on circuit boards of various electronic appliances. FIG. 22 shows by flowchart the above-mentioned manufacturing processes.
The present invention has been explained for its specific embodiments, however, the invention is not confined to these embodiments, but can be altered obviously in various ways without departing from the essence of the invention.
The present invention is not confined to resin-molded semiconductor devices of the BGA type, but is applicable to various resin-molded semiconductor devices, such as TSOJ, LGA and mini-card, having external connecting terminals other than the solder bumps. Semiconductor chips are not confined to SRAM, but various memory LSI chips such as of DRAM and flash memory can be used.
The effectiveness achieved by the representative affairs of invention disclosed in this specification is summarized as follows.
Based on the present invention for the manufacturing of resin-molded semiconductor devices, in which multiple semiconductor chips which are mounted on a wiring substrate are processed for block molding and thereafter the wiring substrate is diced into multiple semiconductor devices, it becomes possible, even after the dicing process, to find out the position of each finished resin-molded semiconductor device in its former state on the wiring substrate, whereby the analysis of faulty products resulting from a process and finding of the defective position can be done promptly.
The inventive technique is applicable also to the case of using standard (existing) molding dies of clients, whereby the manufacturing cost of resin-molded semiconductor devices can be reduced.

Claims (37)

What is claimed is:
1. A method of manufacturing a semiconductor device including processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices,
wherein said method further includes a step, which precedes said substrate dicing step, of appending address information to each of the resin-molded semiconductor devices.
2. A method of manufacturing a semiconductor device according to claim 1 including processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices,
wherein said method further includes a step, which precedes said substrate dicing step, of appending address information to each of the resin-molded semiconductor devices, and
wherein said address information includes information indicative of the position of each of the resin-molded semiconductor devices within the wiring substrate.
3. A method of manufacturing a semiconductor device including processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices,
wherein said method further includes a step, which precedes said substrate dicing step, of appending address information of each of the resin-molded semiconductor devices to part of the wiring substrate.
4. A method of manufacturing a semiconductor device according to claim 3, wherein further including a step of forming wire patterns with a wiring material on the wiring substrate and shaping said wiring material such that said address information is shaped in a the wiring material which has been formed in a the step of forming wire patterns on the wiring substrate.
5. A method of manufacturing a semiconductor device according to claim 4, wherein said address information also has the role of index information which orients the resin-molded semiconductor device on a circuit board at packaging.
6. A method of manufacturing a semiconductor device according to claim 4, wherein said address information is shaped at a position different from the position of index information which orients the resin-molded semiconductor device on a circuit board at packaging.
7. A method of manufacturing a semiconductor device including processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices,
wherein said method further includes a step, which precedes said substrate dicing step that follows the block molding with resin of said semiconductor chips, of appending address information to each of the resin-molded semiconductor devices.
8. A method of manufacturing a semiconductor device according to claim 7, wherein said address information is shaped in a step of printing a mark on the surface of the resin mold.
9. A method of manufacturing a semiconductor device according to claim 8, wherein said address information and said mark are printed based on a laser printing scheme.
10. A method of manufacturing a semiconductor device according to claim 7, wherein said address information is shaped in a step different from a step of printing the mark on the resin mold.
11. A method of manufacturing a semiconductor device including processing steps of implementing the block molding with resin for a plurality of semiconductor chips which are mounted on a wiring substrate and thereafter dicing the wiring substrate into a plurality of resin-molded semiconductor devices,
wherein said method further includes a step, which precedes said substrate dicing step, of appending address information of each of the resin-molded semiconductor devices to part of the wiring substrate,
wherein the wiring substrate has an upper surface, and a lower surface opposite to the upper surface,
wherein the semiconductor chips are mounted on the upper surface of the wiring substrate, and
wherein the address information of each of the resin-molded semiconductor devices is appended on the lower surface of the wiring substrate.
12. The method according to claim 11,
wherein the block molding is implemented such that the resin covers the semiconductor chips and the upper surface of the wiring substrate.
13. The method according to claim 11,
wherein the block molding is implemented such that the resin does not cover the address information of each of the resin-molded semiconductor devices.
14. The method according to claim 11,
wherein the block molding is implemented such that the resin avoids contacting the address information of each of the resin-molded semiconductor devices.
15. The method according to claim 11,
wherein the block molding is implemented such that the address information of each of the resin-molded semiconductor devices is located in an area spaced apart from where the resin is located.
16. The method according to claim 11,
further including a step of forming a plurality of pads of each of the resin-molded semiconductor devices on the lower surface of the wiring substrate.
17. The method according to claim 16,
wherein the address information in an area of the lower surface of the wiring substrate in which the pads are not formed.
18. The method according to claim 17,
further including a step of forming a plurality of bumps on the pads, respectively.
19. The method according to claim 16,
wherein the address information in an area of the lower surface of the wiring substrate that is spaced apart from areas in which the pads are formed.
20. The method according to claim 19,
further including a step of forming a plurality of bumps on the pads, respectively.
21. The method according to claim 11,
wherein the address information is comprised of a pattern made of a copper foil.
22. The method according to claim 21,
wherein a pattern of the address information of each of the resin-molded semiconductor devices is different from one another.
23. The method according to claim 21,
wherein the address information is comprised of alphanumeric characters.
24. The method according to claim 21,
further including a step of forming a plurality of pads of each of the resin-molded semiconductor devices on the lower surface of the wiring substrate, and
wherein the pads and the address information are formed by etching the copper foil.
25. The method according to claim 11,
further including a step of forming an index pattern of each of the resin-molded semiconductor devices on the lower surface of the wiring substrate.
26. The method according to claim 25,
wherein the address information in an area of the lower surface of the wiring substrate in which the index pattern is not formed, and
wherein each of the address information and the index pattern is comprised of a pattern made of a copper foil.
27. The method according to claim 26,
further including a step of forming a solder resist on the lower surface of the wiring substrate such that the solder resist covers the address information, and such that the solder resist exposes the index pattern.
28. The method according to claim 27,
further including a step of forming a plurality of pads of each of the resin-molded semiconductor devices on the lower surface of the wiring substrate, and
wherein the solder resist is formed on the lower surface of the wiring substrate such that the solder resist covers the address information, and such that the solder resist exposes the index pattern and the pads.
29. The method according to claim 28,
further including a step of forming a plurality of bumps on the pads, respectively.
30. The method according to claim 26,
wherein the address information is comprised of alphanumeric characters.
31. The method according to claim 26,
wherein the index pattern and the address information are formed by etching the copper foil.
32. The method according to claim 25,
wherein the address information is formed in an area of the lower surface of the wiring substrate which is spaced apart from an area where the index pattern is formed, and
wherein each of the address information and the index pattern is comprised of a pattern made of a copper foil.
33. The method according to claim 32,
further including a step of forming a solder resist on the lower surface of the wiring substrate such that the solder resist covers the address information, and such that the solder resist exposes the index pattern.
34. The method according to claim 33,
further including a step of forming a plurality of pads of each of the resin-molded semiconductor devices on the lower surface of the wiring substrate, and
wherein the solder resist is formed on the lower surface of the wiring substrate such that the solder resist covers the address information, and such that the solder resist exposes the index pattern and the pads.
35. The method according to claim 34,
further including a step of forming a plurality of bumps on the pads, respectively.
36. The method according to claim 32,
wherein the address information is comprised of alphanumeric characters.
37. The method according to claim 32,
wherein the index pattern and the address information are formed by etching the copper foil.
US14/291,451 1999-11-29 2014-05-30 Method of manufacturing a semiconductor device Expired - Lifetime USRE45931E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/291,451 USRE45931E1 (en) 1999-11-29 2014-05-30 Method of manufacturing a semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP33865799A JP3827497B2 (en) 1999-11-29 1999-11-29 Manufacturing method of semiconductor device
JP11-338657 1999-11-29
US09/692,467 US6602734B1 (en) 1999-11-29 2000-10-20 Method of manufacturing a semiconductor device
US14/291,451 USRE45931E1 (en) 1999-11-29 2014-05-30 Method of manufacturing a semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/692,467 Reissue US6602734B1 (en) 1999-11-29 2000-10-20 Method of manufacturing a semiconductor device

Publications (1)

Publication Number Publication Date
USRE45931E1 true USRE45931E1 (en) 2016-03-15

Family

ID=18320245

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/692,467 Ceased US6602734B1 (en) 1999-11-29 2000-10-20 Method of manufacturing a semiconductor device
US10/439,110 Expired - Lifetime US6797539B2 (en) 1999-11-29 2003-05-16 Method of manufacturing a semiconductor device
US10/924,809 Abandoned US20050026323A1 (en) 1999-11-29 2004-08-25 Method of manufacturing a semiconductor device
US14/291,451 Expired - Lifetime USRE45931E1 (en) 1999-11-29 2014-05-30 Method of manufacturing a semiconductor device

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/692,467 Ceased US6602734B1 (en) 1999-11-29 2000-10-20 Method of manufacturing a semiconductor device
US10/439,110 Expired - Lifetime US6797539B2 (en) 1999-11-29 2003-05-16 Method of manufacturing a semiconductor device
US10/924,809 Abandoned US20050026323A1 (en) 1999-11-29 2004-08-25 Method of manufacturing a semiconductor device

Country Status (4)

Country Link
US (4) US6602734B1 (en)
JP (1) JP3827497B2 (en)
KR (1) KR100587851B1 (en)
TW (1) TW558806B (en)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3827497B2 (en) 1999-11-29 2006-09-27 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP2002092575A (en) * 2000-09-19 2002-03-29 Mitsubishi Electric Corp Small card and manufacturing method thereof
JP2002118201A (en) * 2000-10-05 2002-04-19 Hitachi Ltd Semiconductor device and method for manufacturing the same
KR100868419B1 (en) 2001-06-07 2008-11-11 가부시끼가이샤 르네사스 테크놀로지 Semiconductor device and manufacturing method thereof
KR100944695B1 (en) * 2001-06-27 2010-02-26 신꼬오덴기 고교 가부시키가이샤 Wiring substrate having position information
US6617680B2 (en) * 2001-08-22 2003-09-09 Siliconware Precision Industries Co., Ltd. Chip carrier, semiconductor package and fabricating method thereof
JP2003209259A (en) * 2002-01-17 2003-07-25 Fujitsu Ltd Method for manufacturing semiconductor device and semiconductor chip
US20030223181A1 (en) * 2002-05-28 2003-12-04 Micron Technology, Inc. Electronic device package
JP2004055860A (en) 2002-07-22 2004-02-19 Renesas Technology Corp Semiconductor device fabricating process
JP3914135B2 (en) * 2002-11-07 2007-05-16 三井金属鉱業株式会社 Film carrier tape for mounting electronic components
TWI233323B (en) * 2004-04-22 2005-05-21 Phoenix Prec Technology Corp Circuit board with identifiable information and method for fabricating the same
DE102004048202B4 (en) * 2004-09-30 2008-05-21 Infineon Technologies Ag Method for separating surface-mountable semiconductor components and for equipping them with external contacts
US20060087031A1 (en) * 2004-10-25 2006-04-27 Fujifilm Electronic Imaging Ltd. Assembly and method
US20070077011A1 (en) * 2005-09-30 2007-04-05 Emcore Corporation Simple fiducial marking for quality verification of high density circuit board connectors
US7614800B2 (en) * 2005-09-30 2009-11-10 Emcore Corporation Fiducial markings for quality verification of high density circuit board connectors
DE102007012155B4 (en) * 2007-03-12 2015-01-22 Intel Mobile Communications GmbH Shaped bodies and benefits with semiconductor chips and method of making the benefit
US20080305306A1 (en) * 2007-06-07 2008-12-11 Cheemen Yu Semiconductor molded panel having reduced warpage
US8007286B1 (en) 2008-03-18 2011-08-30 Metrospec Technology, Llc Circuit boards interconnected by overlapping plated through holes portions
US8851356B1 (en) * 2008-02-14 2014-10-07 Metrospec Technology, L.L.C. Flexible circuit board interconnection and methods
US11266014B2 (en) 2008-02-14 2022-03-01 Metrospec Technology, L.L.C. LED lighting systems and method
US10334735B2 (en) 2008-02-14 2019-06-25 Metrospec Technology, L.L.C. LED lighting systems and methods
US8143631B2 (en) 2008-03-06 2012-03-27 Metrospec Technology Llc Layered structure for use with high power light emitting diode systems
KR100905922B1 (en) * 2008-02-15 2009-07-02 삼성전기주식회사 Printed circuit board for package and manufacturing method thereof
US8410720B2 (en) * 2008-04-07 2013-04-02 Metrospec Technology, LLC. Solid state lighting circuit and controls
JP5078725B2 (en) * 2008-04-22 2012-11-21 ラピスセミコンダクタ株式会社 Semiconductor device
CN102246605B (en) * 2008-12-16 2013-08-07 株式会社村田制作所 Circuit module
US7943423B2 (en) * 2009-03-10 2011-05-17 Infineon Technologies Ag Reconfigured wafer alignment
US8497575B2 (en) * 2010-02-22 2013-07-30 Stats Chippac Ltd. Semiconductor packaging system with an aligned interconnect and method of manufacture thereof
JP5613463B2 (en) 2010-06-03 2014-10-22 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP5252007B2 (en) * 2011-03-08 2013-07-31 株式会社村田製作所 Manufacturing method of electronic parts
TWI433621B (en) * 2011-12-28 2014-04-01 Princo Corp Package method of thin multi-layer substrate
TWI440412B (en) * 2011-12-28 2014-06-01 Princo Corp Package method of thin multi-layer substrate
TWI474444B (en) * 2011-12-28 2015-02-21 Princo Corp Package method of thin multi-layer substrate
JP5952032B2 (en) * 2012-03-07 2016-07-13 新光電気工業株式会社 Wiring board and method of manufacturing wiring board
JP5592526B2 (en) * 2013-04-08 2014-09-17 ルネサスエレクトロニクス株式会社 Manufacturing method of resin-encapsulated semiconductor device
KR20160032958A (en) 2014-09-17 2016-03-25 삼성전자주식회사 Semiconductor package and method for fabricating the same
US9922935B2 (en) 2014-09-17 2018-03-20 Samsung Electronics Co., Ltd. Semiconductor package and method of fabricating the same
JP2020047836A (en) 2018-09-20 2020-03-26 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
US10849200B2 (en) 2018-09-28 2020-11-24 Metrospec Technology, L.L.C. Solid state lighting circuit with current bias and method of controlling thereof
DE102019112778B4 (en) 2019-05-15 2023-10-19 Infineon Technologies Ag Batch production of packages using a layer separated into carriers after attachment of electronic components

Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62112333A (en) 1985-11-11 1987-05-23 Stanley Electric Co Ltd Manufacture of minimold type semiconductor element
JPH0212847A (en) 1988-06-30 1990-01-17 Nec Corp Integrated circuit device
US4985988A (en) * 1989-11-03 1991-01-22 Motorola, Inc. Method for assembling, testing, and packaging integrated circuits
JPH0310537U (en) 1989-06-19 1991-01-31
JPH053227A (en) 1991-06-26 1993-01-08 Hitachi Cable Ltd Tab tape carrier
JPH05218600A (en) 1992-02-04 1993-08-27 Ibiden Co Ltd Printed-wiring board
JPH0587949U (en) 1992-04-24 1993-11-26 セイコー電子工業株式会社 Semiconductor chip
JPH05335706A (en) 1992-05-29 1993-12-17 Ibiden Co Ltd Printed circuit substrate with part position recognizing mark
JPH07326797A (en) 1994-05-31 1995-12-12 Rohm Co Ltd Manufacture of side emission type semiconductor light emitting device
JPH07335510A (en) 1994-06-09 1995-12-22 Hitachi Ltd Semiconductor device, supply of its identifier and defect analysis
US5478007A (en) * 1993-04-14 1995-12-26 Amkor Electronics, Inc. Method for interconnection of integrated circuit chip and substrate
JPH09139402A (en) 1995-11-13 1997-05-27 Matsushita Electric Ind Co Ltd Method and apparatus for bonding
JPH10284525A (en) 1997-04-03 1998-10-23 Shinko Electric Ind Co Ltd Method for producing semiconductor device
JPH10284648A (en) 1997-04-08 1998-10-23 Hitachi Ltd Semiconductor device
US5866941A (en) * 1995-02-23 1999-02-02 Silicon Systems, Inc. Ultra thin, leadless and molded surface mount integrated circuit package
JPH1174296A (en) 1997-06-03 1999-03-16 St Microelectron Sa Manufacture of semiconductor package
JPH11121644A (en) 1997-10-09 1999-04-30 Mitsubishi Electric Corp Discrete semiconductor device and manufacture thereof
JPH11163196A (en) 1997-11-26 1999-06-18 Kyocera Corp Wiring board
JPH11174422A (en) 1997-12-16 1999-07-02 Seiko Epson Corp Liquid crystal panel, liquid crystal display device, electronic equipment and manufacturing method for the same panel
JPH11186439A (en) 1997-12-22 1999-07-09 Citizen Watch Co Ltd Substrate for semiconductor package and its manufacture
JPH11186468A (en) 1997-12-22 1999-07-09 Oki Electric Ind Co Ltd Semiconductor device
JPH11204720A (en) 1998-01-14 1999-07-30 Sharp Corp Semiconductor device and its manufacture
JPH11214811A (en) 1998-01-28 1999-08-06 Sharp Corp Printed circuit board
JPH11214588A (en) 1998-01-20 1999-08-06 Nec Corp Resin sealed semiconductor device
JPH11260974A (en) 1998-03-12 1999-09-24 Hitachi Ltd Semiconductor device, and manufacture of semiconductor device
JPH11274357A (en) 1998-03-20 1999-10-08 Sony Corp Method and device for dividing electronic component
JPH11274361A (en) 1998-03-25 1999-10-08 Citizen Watch Co Ltd Semiconductor package
US6140708A (en) * 1996-05-17 2000-10-31 National Semiconductor Corporation Chip scale package and method for manufacture thereof
US6159770A (en) * 1995-11-08 2000-12-12 Fujitsu Limited Method and apparatus for fabricating semiconductor device
US6219912B1 (en) 1997-12-22 2001-04-24 Citizen Watch Co., Ltd. Method for manufacture electronic component device
JP2001156217A (en) 1999-11-29 2001-06-08 Hitachi Ltd Producing method for semiconductor device
US6315540B1 (en) * 1998-06-25 2001-11-13 Nec Corporation Molding die for concurrently molding semiconductor chips without voids and wire weep
US6415977B1 (en) * 2000-08-30 2002-07-09 Micron Technology, Inc. Method and apparatus for marking and identifying a defective die site
US6589801B1 (en) * 1998-08-31 2003-07-08 Amkor Technology, Inc. Wafer-scale production of chip-scale semiconductor packages using wafer mapping techniques
US6896186B2 (en) * 1997-06-27 2005-05-24 Oki Electric Industry Co. Ltd. Semiconductor device and an information management system thereof
JP5218600B2 (en) 2011-05-20 2013-06-26 ヤマハ株式会社 Light guide

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5886408A (en) * 1994-09-08 1999-03-23 Fujitsu Limited Multi-chip semiconductor device

Patent Citations (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62112333A (en) 1985-11-11 1987-05-23 Stanley Electric Co Ltd Manufacture of minimold type semiconductor element
JPH0212847A (en) 1988-06-30 1990-01-17 Nec Corp Integrated circuit device
JPH0310537U (en) 1989-06-19 1991-01-31
US4985988A (en) * 1989-11-03 1991-01-22 Motorola, Inc. Method for assembling, testing, and packaging integrated circuits
JPH053227A (en) 1991-06-26 1993-01-08 Hitachi Cable Ltd Tab tape carrier
JPH05218600A (en) 1992-02-04 1993-08-27 Ibiden Co Ltd Printed-wiring board
JPH0587949U (en) 1992-04-24 1993-11-26 セイコー電子工業株式会社 Semiconductor chip
JPH05335706A (en) 1992-05-29 1993-12-17 Ibiden Co Ltd Printed circuit substrate with part position recognizing mark
US5478007A (en) * 1993-04-14 1995-12-26 Amkor Electronics, Inc. Method for interconnection of integrated circuit chip and substrate
JPH07326797A (en) 1994-05-31 1995-12-12 Rohm Co Ltd Manufacture of side emission type semiconductor light emitting device
JPH07335510A (en) 1994-06-09 1995-12-22 Hitachi Ltd Semiconductor device, supply of its identifier and defect analysis
US5866941A (en) * 1995-02-23 1999-02-02 Silicon Systems, Inc. Ultra thin, leadless and molded surface mount integrated circuit package
US6159770A (en) * 1995-11-08 2000-12-12 Fujitsu Limited Method and apparatus for fabricating semiconductor device
JPH09139402A (en) 1995-11-13 1997-05-27 Matsushita Electric Ind Co Ltd Method and apparatus for bonding
US6140708A (en) * 1996-05-17 2000-10-31 National Semiconductor Corporation Chip scale package and method for manufacture thereof
US6110755A (en) 1997-04-03 2000-08-29 Shinko Electric Industries Co., Ltd. Method for manufacturing semiconductor device
JPH10284525A (en) 1997-04-03 1998-10-23 Shinko Electric Ind Co Ltd Method for producing semiconductor device
JPH10284648A (en) 1997-04-08 1998-10-23 Hitachi Ltd Semiconductor device
JPH1174296A (en) 1997-06-03 1999-03-16 St Microelectron Sa Manufacture of semiconductor package
US6087202A (en) 1997-06-03 2000-07-11 Stmicroelectronics S.A. Process for manufacturing semiconductor packages comprising an integrated circuit
US6896186B2 (en) * 1997-06-27 2005-05-24 Oki Electric Industry Co. Ltd. Semiconductor device and an information management system thereof
JPH11121644A (en) 1997-10-09 1999-04-30 Mitsubishi Electric Corp Discrete semiconductor device and manufacture thereof
US6163069A (en) 1997-10-09 2000-12-19 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having pads for connecting a semiconducting element to a mother board
JPH11163196A (en) 1997-11-26 1999-06-18 Kyocera Corp Wiring board
JPH11174422A (en) 1997-12-16 1999-07-02 Seiko Epson Corp Liquid crystal panel, liquid crystal display device, electronic equipment and manufacturing method for the same panel
JPH11186439A (en) 1997-12-22 1999-07-09 Citizen Watch Co Ltd Substrate for semiconductor package and its manufacture
US6219912B1 (en) 1997-12-22 2001-04-24 Citizen Watch Co., Ltd. Method for manufacture electronic component device
US6324068B1 (en) 1997-12-22 2001-11-27 Citizen Watch Co., Ltd. Electronic component device, and main board for circuit boards
JPH11186468A (en) 1997-12-22 1999-07-09 Oki Electric Ind Co Ltd Semiconductor device
US6107679A (en) 1997-12-22 2000-08-22 Oki Electric Industry Co., Ltd. Semiconductor device
US6100594A (en) 1998-01-14 2000-08-08 Sharp Kabushiki Kaisha Semiconductor device and method of manufacturing the same
JPH11204720A (en) 1998-01-14 1999-07-30 Sharp Corp Semiconductor device and its manufacture
JPH11214588A (en) 1998-01-20 1999-08-06 Nec Corp Resin sealed semiconductor device
JPH11214811A (en) 1998-01-28 1999-08-06 Sharp Corp Printed circuit board
JPH11260974A (en) 1998-03-12 1999-09-24 Hitachi Ltd Semiconductor device, and manufacture of semiconductor device
JPH11274357A (en) 1998-03-20 1999-10-08 Sony Corp Method and device for dividing electronic component
JPH11274361A (en) 1998-03-25 1999-10-08 Citizen Watch Co Ltd Semiconductor package
US6315540B1 (en) * 1998-06-25 2001-11-13 Nec Corporation Molding die for concurrently molding semiconductor chips without voids and wire weep
US6589801B1 (en) * 1998-08-31 2003-07-08 Amkor Technology, Inc. Wafer-scale production of chip-scale semiconductor packages using wafer mapping techniques
JP2001156217A (en) 1999-11-29 2001-06-08 Hitachi Ltd Producing method for semiconductor device
US6602734B1 (en) 1999-11-29 2003-08-05 Hitachi, Ltd. Method of manufacturing a semiconductor device
US6415977B1 (en) * 2000-08-30 2002-07-09 Micron Technology, Inc. Method and apparatus for marking and identifying a defective die site
JP5218600B2 (en) 2011-05-20 2013-06-26 ヤマハ株式会社 Light guide

Non-Patent Citations (10)

* Cited by examiner, † Cited by third party
Title
Japanese Office Action received in corresponding Japanese Application No. 2014-051375 dated Dec. 24, 2014.
Japanese Office Action received in corresponding Japanese Application No. 2014-051375 dated Jun. 2, 2015.
Japanese Office Action received in corresponding Japanese Application No. 2015-026027 dated Sep. 15, 2015.
Office Action in JP App. No. 11338657 dated Mar. 22, 2006.
Office Action in JP App. No. 2006140995, dated Jul. 29, 2008.
Office Action in JP App. No. 20093734, dated Nov. 19, 2010.
Office Action in JP App. No. 2011011709, dated Jul. 3, 2012.
Office Action in JP App. No. 2011011709, dated Nov. 15, 2011.
Office Action in JP App. No. 2012005939, dated Feb. 5, 2013.
Office Action in JP App. No. 2013080191, dated Jan. 14, 2014.

Also Published As

Publication number Publication date
US6797539B2 (en) 2004-09-28
KR20010067329A (en) 2001-07-12
US20050026323A1 (en) 2005-02-03
TW558806B (en) 2003-10-21
US20030199122A1 (en) 2003-10-23
JP3827497B2 (en) 2006-09-27
JP2001156217A (en) 2001-06-08
US6602734B1 (en) 2003-08-05
KR100587851B1 (en) 2006-06-13

Similar Documents

Publication Publication Date Title
USRE45931E1 (en) Method of manufacturing a semiconductor device
US5643835A (en) Process for manufacturing and mounting a semiconductor device leadframe having alignment tabs
US7397001B2 (en) Multi-strand substrate for ball-grid array assemblies and method
US6664615B1 (en) Method and apparatus for lead-frame based grid array IC packaging
US7042098B2 (en) Bonding pad for a packaged integrated circuit
US20020180040A1 (en) Super thin/super thermal ball grid array package
JPH04256343A (en) Flip-chip package for integrated circuit use
US6245598B1 (en) Method for wire bonding a chip to a substrate with recessed bond pads and devices formed
US6408510B1 (en) Method for making chip scale packages
KR20000023475A (en) Method of production of semiconductor device
JP2995264B2 (en) Printed circuit board strip for semiconductor package and defective printed circuit board unit display method of the board strip
US6953709B2 (en) Semiconductor device and its manufacturing method
US6750534B2 (en) Heat spreader hole pin 1 identifier
JPH0677398A (en) Overmolded semiconductor device and its manufacture
JP2000040676A (en) Manufacture of semiconductor device
JP4948035B2 (en) Manufacturing method of resin-encapsulated semiconductor device
JP5308464B2 (en) Manufacturing method of semiconductor device
JP5592526B2 (en) Manufacturing method of resin-encapsulated semiconductor device
JPH10154768A (en) Semiconductor device and its manufacturing method
KR200179419Y1 (en) Semiconductor package
JP5444382B2 (en) Resin-sealed semiconductor device
KR100362502B1 (en) Singulation method of ball grid array semiconductor package which is manufactured by flexible circuit board strip and apparatus thereof
WO1999065076A1 (en) Semiconductor device and method for manufacturing the same
JP2001015630A (en) Bga-semiconductor package and its manufacture
JP2015097297A (en) Resin-sealed semiconductor device and method of manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001

Effective date: 20150806