WO1985005225A1 - Process for fabricating a wraparound contact solar cell - Google Patents
Process for fabricating a wraparound contact solar cell Download PDFInfo
- Publication number
- WO1985005225A1 WO1985005225A1 PCT/US1985/000654 US8500654W WO8505225A1 WO 1985005225 A1 WO1985005225 A1 WO 1985005225A1 US 8500654 W US8500654 W US 8500654W WO 8505225 A1 WO8505225 A1 WO 8505225A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- junction
- solar cell
- openings
- cell
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 34
- 238000001465 metallisation Methods 0.000 claims abstract description 13
- 239000004065 semiconductor Substances 0.000 claims abstract description 10
- 229910052751 metal Inorganic materials 0.000 claims abstract description 8
- 238000005530 etching Methods 0.000 claims abstract description 7
- 239000002184 metal Substances 0.000 claims abstract description 7
- 230000000873 masking effect Effects 0.000 claims abstract description 6
- 238000000206 photolithography Methods 0.000 claims abstract description 4
- 239000000758 substrate Substances 0.000 claims description 32
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 239000010703 silicon Substances 0.000 claims description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 21
- 238000012545 processing Methods 0.000 claims description 10
- 239000002800 charge carrier Substances 0.000 claims 2
- 230000003647 oxidation Effects 0.000 claims 2
- 238000007254 oxidation reaction Methods 0.000 claims 2
- 238000009792 diffusion process Methods 0.000 abstract description 7
- 235000012431 wafers Nutrition 0.000 description 39
- 229920002120 photoresistant polymer Polymers 0.000 description 17
- 238000004519 manufacturing process Methods 0.000 description 11
- 239000010410 layer Substances 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000013459 approach Methods 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 3
- 239000002904 solvent Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000002223 garnet Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022441—Electrode arrangements specially adapted for back-contact solar cells
- H01L31/02245—Electrode arrangements specially adapted for back-contact solar cells for metallisation wrap-through [MWT] type solar cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- This invention relates generally to the fabrication of semiconductor solar cells with wraparound electrodes and, more particularly, to a method for improving the flexibility of processing silicon wafers of varying diameters in order to provide solar cells of many- desired preselected dimensions regardless of the wafer diameter.
- this wraparound approach will initially use conventional photolithographic masking, etching and p-n junction * forming steps to configure a p-n junction in a silicon wafer or substrate to a desired geometry and then make electrical contacts to each side of the p-n junction in such a manner as to extend both contacts "around" to a region adjacent one surface of the semiconductor substrate.
- This approach normally meant "wrapping" one of the p- or n-type contacts for the solar cell from one surface of the substrate around to the reverse side of the cell substrate where it was extended to a position adjacent the other contact.
- the individual silicon cells could then be spaced more closely to each other than they could have been spaced using the former over-and-under interconnect scheme.
- One such wraparound interconnection is described, for example, in U.S. Patent 4,361,950, issued December 7, 1982 to J. A. Amick and entitled "Method of Making Solar Cell With Wrap-Around Electrode”.
- each silicon die is configured by four adjacent perpen ⁇ dicular edges, each interconnected by a short arcuate section once forming the edge of the cylindrical wafer. These dice are then appropriately masked for diffusion so as to define a desired p-n junction geometry and then loaded into a diffusion furnace where a p-n junction is formed. Thereafter, the dice are further processed using conventional photolithography and dielectric layer forming steps in preparation for subsequent wraparound metallization steps.
- the general purpose of this invention is to provide a new and improved process for fabricating wraparound solar cells.
- This process may be used to fabricate cells of any desired dimension up to and including the diameter of the semiconductor wafer from which the cell is fabricated. Additionally, the present process may be used to form solar cells with various x and y side dimensions for use in particular solar panel applications.
- the present method enables the fabrication of a wraparound solar cell whose largest dimension is less than the diameter of the semiconductor wafer from which it is cut.
- this approach enables the fabrication of various sized wraparound cells on the larger, e.g. four inch diameter, standard size silicon wafers now commercially available, while simultaneously maintaining a round wafer configuration throughout all of the wafer processing steps.
- FIG. la is a three-dimensional view of a silicon wafer which has been scribed to form openings therein in accordance with the process of this invention.
- FIG. lb is a cross-sectional view taken along lines b-b of FIG. la.
- FIG. 2 illustrates a solar cell made by an alternative wraparound process wherein the p-n junction, rather than the contact metallization, is wrapped from one side of the semiconductor substrate to the other in accordance with another, alternative embodiment of this invention.
- the open slots 12, 14, 16 and 18 were etched to provide a smooth surface and to remove crystal damage generated by the laser scribing.
- the actual size and exact location of these slots 12, 14, 16 and 18 are determined by cell size, fracture planes, current flow and contact design for a given cell.
- the present process may be used, for example, to fabricate standard size 2.5 inch x 2.5 inch cells and standard size 3.0 inch x 3.0 inch cells from four and five inch diameter wafer lines, respectively.
- FIG. lb is a cross-sectional view taken along lines b-b of FIG. la and includes the central or main substrate 20 portion of the wafer 10 which is typically about 10 mils in thickness.
- the p-type silicon wafer or substrate 10 in FIG. lb is transferred to a low temperature chemical vapor deposition (CVD) station (not shown) where a thin layer 12 of silicon dioxide, Si ⁇ 2, is deposited over the entire surface of the wafer 10 to a thickness typically on the order of 10,000_*_.
- CVD chemical vapor deposition
- Low temperature chemical deposition processes used for forming these thin oxide layers are generally well known in the art and are discussed, for example, in Part 3 of Thin Film processes by Vossen and Kern, Academic Press, New York, 1978 at pages 258-320.
- FIG. lc is transferred to a conventional photoresist deposition and mask forming station (not shown) where an outer photoresist mask 14 is formed in the geometry shown in FIG. Id and having an opening 16 therein which exposes substantially the entire uppermost oxide layer 18 on the substrate 10.
- photoresist masks such as the mask 14
- FIG. 1 the structure of FIG. lc is transferred to a conventional photoresist deposition and mask forming station (not shown) where an outer photoresist mask 14 is formed in the geometry shown in FIG. Id and having an opening 16 therein which exposes substantially the entire uppermost oxide layer 18 on the substrate 10.
- photoresist masks such as the mask 14 is well known in the art, and such masks are described, for example, by William S. DeForest in Photoresist; Materials and Processes, McGraw-Hill, 1975.
- the thin collection grid lines are typically about 0.2 mils in thickness, about 1.0 mil wide, and have a center-to-center spacing of about 40 mils. These thin grid lines are joined to a common bus line (not shown) located on the upper back surface of the cell, and they are also connected to the wraparound contact 40 as accomplished by the design of the photoresist pattern.
- FIG. 2 there is shown a solar cell structure designated generally 52 and having a central p-type region 54 partially surrounded by an outer n-type region 56 which itself has been "wrapped around" the substrate in the geometry shown using conventional photolithographic masking, etching and diffusion techniques to form the p-n junction 58.
- the p-n junction 58 terminates as shown at the upper surface of the structure and beneath a dielectric isolation and junction passivation island 60 of silicon dioxide.
- This Si ⁇ 2 island 60 is also formed using standard photolithographic masking, etching and oxide formation techniques which are well known in the art.
- the base and emitter ohmic contacts 62 and 64 are delineated as shown in FIG. 2.
- the emitter contact 64 is wrapped from the lower or bottom surface of the solar cell 52 around to the top surface where it terminates at a location adjacent the base contact 62 to facilitate bonding these contacts 62 and 64 to a common solar cell support member.
- the individual grid lines are not shown but are formed on the .lower surface of the structure in a manner similar to that described above with reference to FIGS, li, j, and k.
Abstract
Process for fabricating wraparound solar cells wherein vertical slots are scribed in a semiconductor wafer to initially define the lateral dimensions of the cell. Thereafter, photolithographic masking, etching and diffusion steps are used to define the geometry of a p-n junction of the cell. Then, using lift-off photolithography and a multiple-element metal deposition process, the solar cell grid lines are formed on one surface of the cell and p- and n-type metal contacts are extended around to the opposite surface of the cell. In this manner, the dimensions of the cell can be made less than the diameter of the semiconductor wafer from which it is made.
Description
I PROCESS FOR FABRICATING A WRAPAROUND CONTACT SOLAR CELL
FIELD OF THE INVENTION
This invention relates generally to the fabrication of semiconductor solar cells with wraparound electrodes and, more particularly, to a method for improving the flexibility of processing silicon wafers of varying diameters in order to provide solar cells of many- desired preselected dimensions regardless of the wafer diameter.
BACKGROUND
One well-known process used to interconnect silicon solar cells in order to provide cell arrays of a desired current and voltage capability involves the use of over-and-under contacts of a generally Z-shaped configuration. These contacts are used to connect the backside of one cell to the topside of another adjacent cell in order to interconnect the individual cells in series and/or parallel and thereby provide a required power generating capability for a particular solar panel. As space and packing density requirements became more stringent in certain solar panel applications, e.g. on spacecraft, some solar cell manufacturers replaced the above over-and-under electrical intercon¬ nection technique with a so-called "wraparound" electrical interconnect configuration. Generally speaking, this wraparound approach will initially use conventional photolithographic masking, etching and p-n junction
* forming steps to configure a p-n junction in a silicon wafer or substrate to a desired geometry and then make electrical contacts to each side of the p-n junction in such a manner as to extend both contacts "around" to a region adjacent one surface of the semiconductor substrate. This approach normally meant "wrapping" one of the p- or n-type contacts for the solar cell from one surface of the substrate around to the reverse side of the cell substrate where it was extended to a position adjacent the other contact. Using this approach, the individual silicon cells could then be spaced more closely to each other than they could have been spaced using the former over-and-under interconnect scheme. One such wraparound interconnection is described, for example, in U.S. Patent 4,361,950, issued December 7, 1982 to J. A. Amick and entitled "Method of Making Solar Cell With Wrap-Around Electrode".
For many years, solar cell manufacturers have been working mostly with and processing three inch diameter silicon wafers and have thus committed many of their manufacturing lines to the fabrication of solar cells which are approximately three inches from corner to corner. These dimensions are used in order to minimize material waste when cutting the solar cells from three inch diameter wafers. Thus, most solar cell manufacturers have invested substantial sums of money in building and maintaining production lines for making conventional three inch dimension silicon solar cells. More recently, however, these silicon wafer manufacturers have been growing four inch and larger diameter crystal ingots as a result of various technical breakthroughs in the crystal growth arts. This change means that the solar cell production lines should now be equipped not only to handle these larger diameter wafers, but they should also still be capable of providing some
quantity of the standard three inch dimension solar cells, which are still a preferred dimension cell by- many manufacturers of silicon solar panels.
In processing the three inch diameter silicon wafers to form the corresponding three inch by three inch dimension solar cells, one practice has been to dice the wafers on four sides of a square whose corners extend geometrically just beyond the periphery of the cylindrical silicon wafer. In this manner, each silicon die is configured by four adjacent perpen¬ dicular edges, each interconnected by a short arcuate section once forming the edge of the cylindrical wafer. These dice are then appropriately masked for diffusion so as to define a desired p-n junction geometry and then loaded into a diffusion furnace where a p-n junction is formed. Thereafter, the dice are further processed using conventional photolithography and dielectric layer forming steps in preparation for subsequent wraparound metallization steps. Using processes of the above type known in the art, the p-n junction could be extended from one side of the cell to the reverse side for receiving both the p and n type contacts on the same side of the wafer. Or in the case of a planar p-n junction geometry, the metallization was wrapped from one side of the cel.l to the other. In either case involving the processing of three inch diameter wafers, one edge of the wafer ultimately formed one edge of the solar cell, so that this edge was conveniently exposed for either the p-n junction wraparound steps or the metallization wraparound steps.
On the other hand, if larger diameter, e.g., four inch, wafers were used in the solar cell fabrication process, the above prior art processes could not be used to form individual three inch-by-three inch solar cells or cells with other dimensions smaller than the diameter
of the four inch or larger diameter silicon wafer from which the cell is fabricated. Thus, these prior art processes are of limited utility in the larger diameter wafer processing lines in that the ultimate dimensions of the solar cell are always determined by the wafer diameter. It is the solution to this latter problem to which the present invention is directed.
THE INVENTION The general purpose of this invention is to provide a new and improved process for fabricating wraparound solar cells. This process may be used to fabricate cells of any desired dimension up to and including the diameter of the semiconductor wafer from which the cell is fabricated. Additionally, the present process may be used to form solar cells with various x and y side dimensions for use in particular solar panel applications.
To accomplish this purpose, we have developed a novel solar cell fabrication process which includes forming vertical openings through a semiconductor wafer and spaced apart by the desired lateral dimensions of the solar cell. These openings are provided by cutting slots vertically through the wafer from one major surface thereof to the other, such as by laser scribing, and then etching the slots to provide a smooth surface for these openings and remove any damage to the crystal.
Next, a p-n junction is formed in the portion of the wafer between these openings, and thereafter separate metal contacts are provided on both sides of the p-n junction and are extended around to a common side of the wafer where they are available for making electrical connection to other elements of a solar panel. Thus, the present method enables the fabrication of a wraparound solar cell whose largest dimension is less than the
diameter of the semiconductor wafer from which it is cut. In addition, this approach enables the fabrication of various sized wraparound cells on the larger, e.g. four inch diameter, standard size silicon wafers now commercially available, while simultaneously maintaining a round wafer configuration throughout all of the wafer processing steps.
The above purpose and other objects, advantages and novel features of this invention will become more readily apparent from the following description of the accompanying drawings wherein:
DRAWINGS FIG. la is a three-dimensional view of a silicon wafer which has been scribed to form openings therein in accordance with the process of this invention. -* FIG. lb is a cross-sectional view taken along lines b-b of FIG. la.
FIGS, lc through Ik, respectively, illustrate schematically one process for wrapping a p- or n-type solar cell contact around to one side of the silicon substrate in accordance with one embodiment of the present invention.
FIG. 2 illustrates a solar cell made by an alternative wraparound process wherein the p-n junction, rather than the contact metallization, is wrapped from one side of the semiconductor substrate to the other in accordance with another, alternative embodiment of this invention.
DESCRIPTION OF PREFERRED EMBODIMENTS
Referring now to the accompanying drawings, there is shown in FIG. la, in perspective view, a four inch diameter silicon wafer 10 which has been laser scribed to form openings 12, 14, 16 and 18 at the selected 90° spaced positions indicated. Conventional state-of-the- art, laser scribing techniques may be used to form these openings 12, 14, 16 and 18, and a neodymium(Nd)-yittrium aluminum garnet (YAG) or (NdiYAG) laser scriber operable in the manual mode has been found quite useful for cutting the slots 12, 14, 16 and 18 as shown. However, other alternative means for providing these openings may be used and include, for example, cavitation, saw or sandblasting methods available in the silicon wafer processing art.
Following the laser scribe step noted above, the open slots 12, 14, 16 and 18 were etched to provide a smooth surface and to remove crystal damage generated by the laser scribing. The actual size and exact location of these slots 12, 14, 16 and 18 are determined by cell size, fracture planes, current flow and contact design for a given cell. As will be seen in the following deeription, the present process may be used, for example, to fabricate standard size 2.5 inch x 2.5 inch cells and standard size 3.0 inch x 3.0 inch cells from four and five inch diameter wafer lines, respectively.
Referring now successively to FIGS. lb-Ik, there are shown schematically a series of wafer processing steps utilized to fabricate solar cells in accordance with one embodiment of the present invention. FIG. lb is a cross-sectional view taken along lines b-b of FIG. la and includes the central or main substrate 20 portion of the wafer 10 which is typically about 10 mils in thickness.
The p-type silicon wafer or substrate 10 in FIG. lb is transferred to a low temperature chemical vapor deposition (CVD) station (not shown) where a thin layer 12 of silicon dioxide, Siθ2, is deposited over the entire surface of the wafer 10 to a thickness typically on the order of 10,000_*_. Low temperature chemical deposition processes used for forming these thin oxide layers are generally well known in the art and are discussed, for example, in Part 3 of Thin Film processes by Vossen and Kern, Academic Press, New York, 1978 at pages 258-320.
Next, the structure of FIG. lc is transferred to a conventional photoresist deposition and mask forming station (not shown) where an outer photoresist mask 14 is formed in the geometry shown in FIG. Id and having an opening 16 therein which exposes substantially the entire uppermost oxide layer 18 on the substrate 10. The formation of photoresist masks, such as the mask 14, is well known in the art, and such masks are described, for example, by William S. DeForest in Photoresist; Materials and Processes, McGraw-Hill, 1975. Once the photoresist mask 14 is in place as shown in FIG. Id, a suitable etchant such as dilute hydrofluoric acid, HF, is applied to the exposed portion 18 of the Siθ2 layer 12 to remove this portion from the upper surface of the substrate 10. Thereafter, a suitable solvent is applied to the structure shown in FIG. le to remove the remaining photoresist mask 14, leaving intact the oxide diffusion mask 12 as shown. Next, the structure of FIG. If is transferred to a suitable diffusion furnace (not shown) where an n-type diffusion is carried out using phosphine gas, PH3, at approximately 800°C and a nitrogen carrier to thereby produce a shallow p-n junction 22 on the
order of 0.15 to 0.2 microns in junction depth. As is known in the art, the depth of the p-n junction 22 is related to the collection efficiency of the solar cell. A discussion of this relationship may be found, for example, in Fundamentals of Solar Cells; Photovoltaic Solar Energy Conversion by Allen L. Fahrenbruch and Richard H. Bube, New York Academic Press, 1983. Diffused p-n junctions are also described in Physics and Technology of Semiconductor Devices by A. S. Grove, John Whiley and Sons, 1967.
With the p-n junction 22 in place as shown in FIG. If, the structure of FIG. If and again transferred to a photoresist mask deposition station where another photoresist mask 24 is deposited in the geometry shown in FIG. lg and having an opening 26 therein exposing a portion 28 of the lower layer of silicon dioxide 12. With the photoresist layer 24 in place as shown in FIG. lg, a dilute hydrofluoric acid etchant solution is applied to the Siθ2 region 28 to remove the same and thereby expose a lower surface area 30 of the substrate 10 as shown in FIG. Ih.
With the lower substrate surface 30 thus exposed as shown in FIG. Ih, the photoresist mask 24 is removed using a suitable solvent etch solution, and then another photoresist mask 32 is formed in the locations shown in FIG. li on the lower surface of the structure being processed. Then, yet another photoresist mask 34 is formed on the upper surface of the wafer 10 in the form of long thin strips which are utilized to ultimately define the width and spacing of the metal collection grid to be formed on the upper surface of the silicon substrate 10.
With the photoresist mask shown in FIG. li firmly in place, the structure of FIG. li is transferred to a suitable multilayer metal deposition station (not shown) where a thin multilayer metal film 36 is deposited on both sides of the masked structure of FIG. li to form the metallized structure of FIG. 1j . Then, using conventional photoresist liftoff techniques, the photo¬ resist mask of FIG. lj is removed using a suitable soak solvent etchant to thereby carry away portions of the metallization 36 lying thereover. This step leaves in tact portions of the metallization shown in FIG. Ik which did not cover a photoresist island and which were in direct and secure contact with surfaces of the silicon or silicon dioxide as shown in FIG. Ik. The thin grid lines 38 of the completed solar cell structure of FIG. Ik are preferably titanium-palladium- silver, with titanium being the initial or surface layer of about 500 angstroms in thickness, the palladium being the next or inner layer of approximately 800 angstroms in thickness, and the upper layer being silver of about 5 microns in thickness. The wraparound contact 40 and the back surface contact 42 for the solar cell are preferably aluminum titanium-palladium-silver, with the titanium-palladium-silver being identical to the composition of the grid lines 38, and with an added inner layer of aluminum of a thickness of about 1 micron. For a further discussion of multiple element metallization systems of the above type, reference may be made to Fischer and Gereth, Transactions on Electron Devices, Vol. ED-18, No. 8, August 1971, page 457. The thin collection grid lines are typically about 0.2 mils in thickness, about 1.0 mil wide, and have a center-to-center spacing of about 40 mils. These thin grid lines are joined to a common bus line (not shown) located on the upper back surface of the
cell, and they are also connected to the wraparound contact 40 as accomplished by the design of the photoresist pattern.
Advantageously, the production of the above multi-element metallization compositions used to form the solar cell grid lines and p- and n-type region contacts may be formed using a planetary ion bombardment system. In this syte , sources of aluminum, silver, titanium and palladium are spaced at predetermined locations in an enclosed sputtering chamber which is operated in an accelerating field. The above metal sources are rotated and bombarded with ions accelerated in the controlled magnetic field in order to sputter the desired amounts of these four metal elements onto the masked structure of FIG. li, which is also mounted in a predetermined spaced relationship to the rotating planetary metal sources.
Referring now to FIG. 2, there is shown a solar cell structure designated generally 52 and having a central p-type region 54 partially surrounded by an outer n-type region 56 which itself has been "wrapped around" the substrate in the geometry shown using conventional photolithographic masking, etching and diffusion techniques to form the p-n junction 58. The p-n junction 58 terminates as shown at the upper surface of the structure and beneath a dielectric isolation and junction passivation island 60 of silicon dioxide. This Siθ2 island 60 is also formed using standard photolithographic masking, etching and oxide formation techniques which are well known in the art.
Using conventional photoresist spin-on and selective lift-off techniques to define the contact metallization patterns in a manner described above, the base and emitter ohmic contacts 62 and 64 are delineated as shown in FIG. 2. The emitter contact 64 is wrapped
from the lower or bottom surface of the solar cell 52 around to the top surface where it terminates at a location adjacent the base contact 62 to facilitate bonding these contacts 62 and 64 to a common solar cell support member. In the embodiment shown in FIG. 2, the individual grid lines are not shown but are formed on the .lower surface of the structure in a manner similar to that described above with reference to FIGS, li, j, and k. Various modificatins may be made to the above- described embodiments without departing from the scope of this inveniton. For example, the solar cells fabricated by the present process may be of varying sizes and shapes other than square or rectanglular as determined by the locations of the laser scribe openings of FIG. la. Additionally, one or more of these openings may be cut in a central or other non-peripheral location on the wafer in order to provide the vertical wall exposure of the wafer necessary for wrapping either the p or n contact or the p-n junction from one side of the wafer to the other.
WJB:blm [171-4]
Claims
1. A process for fabricating a wraparound contact solar cell comprising; a) providing a silicon substrate of a chosen size and shape, b) forming openings in said substrate and extending through said substrate from one major surface thereof to another and spaced apart by a desired lateral dimension of a solar cell, c) processing said substrate to form a p-n junction therein and between said openings, whereby the vertical walls of said substrate defining said openings are exposed for oxidation, photolithography and junction- forming steps, d) utilizing these steps in paragraph (c) above to also form p-region and n-region contacts on the surface of said substrate and extending to a single surface thereof and between said openings where they are electrically isolated for bonding to a common solar cell support member, and e) forming grid lines on one surface of said substrate for interconnection to one of said p- or n- region contacts for deriving a solar cell output voltage resulting from charge carriers generated at said p-n junction.
2. The process defined in Claim 1 wherein said p-n junction is formed in a plane parallel to one surface of said semiconductor substrate, and photolithographic masking, etching and metallization steps are utilized to wrap metallization from one surface of the substrate between said openings to the other to thereby make contacts to each side of said p-n junction.
3. The process defined in Claim 1 wherein photolithographic masking, etching and junction forming steps are utilized to wrap said p-n junction from one side of said substrate to the other, and thereafter metal pattern forming steps are utilized to deposit contacts on opposite sides of said p-n junction adjacent one surface of said substrate
4. A wraparound contact solar cell fabricated by the process of; a) providing a silicon substrate of a chosen size and shape, b) forming openings in said substrate and extending through said substrate from one major surface thereof to another and spaced apart by a desired lateral dimension of a solar cell, c) processing said substrate to form a p-n junction therein and between said openings, whereby the vertical walls of said substrate defining said openings are exposed for oxidation, photolithography and junction- forming steps, d) utilizing these steps in paragraph (c) above to also form p-region and n-region contacts on the surface of said substrate and extending to a single surface thereof and between said openings where they are electrically isolated for bonding to a common solar cell support member, and e) forming grid lines on one surface of said substrate for interconnection to one of said p- or n- region contacts for deriving a solar cell output voltage resulting from charge carriers generated at said p-n junction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE8585902271T DE3572088D1 (en) | 1984-04-30 | 1985-04-12 | Process for fabricating a wrapthrough contact solar cell |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US605,319 | 1984-04-30 | ||
US06/605,319 US4610077A (en) | 1984-04-30 | 1984-04-30 | Process for fabricating a wraparound contact solar cell |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1985005225A1 true WO1985005225A1 (en) | 1985-11-21 |
Family
ID=24423167
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1985/000654 WO1985005225A1 (en) | 1984-04-30 | 1985-04-12 | Process for fabricating a wraparound contact solar cell |
Country Status (5)
Country | Link |
---|---|
US (1) | US4610077A (en) |
EP (1) | EP0179860B1 (en) |
JP (1) | JPS61502017A (en) |
DE (1) | DE3572088D1 (en) |
WO (1) | WO1985005225A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1989005521A1 (en) * | 1987-12-03 | 1989-06-15 | Spectrolab, Inc. | Solar cell panel |
WO2008025326A2 (en) * | 2006-09-01 | 2008-03-06 | Cis Solartechnik Gmbh & Co. Kg | Solar cell, method for manufacturing solar cells and electric conductor track |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4849028A (en) * | 1986-07-03 | 1989-07-18 | Hughes Aircraft Company | Solar cell with integrated interconnect device and process for fabrication thereof |
US4854975A (en) * | 1986-07-03 | 1989-08-08 | Hughes Aircraft Company | Solar cell with integrated interconnect device and process for fabrication thereof |
US4897123A (en) * | 1987-11-28 | 1990-01-30 | Mitsubishi Denki Kabushiki Kaisha | Solar cells and method for producing solar cells |
JPH02181475A (en) * | 1989-01-06 | 1990-07-16 | Mitsubishi Electric Corp | Solar battery cell and manufacture thereof |
US5620904A (en) * | 1996-03-15 | 1997-04-15 | Evergreen Solar, Inc. | Methods for forming wraparound electrical contacts on solar cells |
US5762720A (en) * | 1996-06-27 | 1998-06-09 | Evergreen Solar, Inc. | Solar cell modules with integral mounting structure and methods for forming same |
US5741370A (en) * | 1996-06-27 | 1998-04-21 | Evergreen Solar, Inc. | Solar cell modules with improved backskin and methods for forming same |
US5986203A (en) * | 1996-06-27 | 1999-11-16 | Evergreen Solar, Inc. | Solar cell roof tile and method of forming same |
US6278053B1 (en) | 1997-03-25 | 2001-08-21 | Evergreen Solar, Inc. | Decals and methods for providing an antireflective coating and metallization on a solar cell |
US6187448B1 (en) | 1997-07-24 | 2001-02-13 | Evergreen Solar, Inc. | Encapsulant material for solar cell module and laminated glass applications |
US6114046A (en) * | 1997-07-24 | 2000-09-05 | Evergreen Solar, Inc. | Encapsulant material for solar cell module and laminated glass applications |
US6294455B1 (en) | 1997-08-20 | 2001-09-25 | Micron Technology, Inc. | Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry |
US6143616A (en) | 1997-08-22 | 2000-11-07 | Micron Technology, Inc. | Methods of forming coaxial integrated circuitry interconnect lines |
US6187677B1 (en) | 1997-08-22 | 2001-02-13 | Micron Technology, Inc. | Integrated circuitry and methods of forming integrated circuitry |
US6320116B1 (en) | 1997-09-26 | 2001-11-20 | Evergreen Solar, Inc. | Methods for improving polymeric materials for use in solar cell applications |
US6156967A (en) * | 1998-06-04 | 2000-12-05 | Tecstar Power Systems, Inc. | Modular glass covered solar cell array |
EP1078393A4 (en) * | 1998-04-13 | 2005-04-13 | Emcore Corp | Modular, glass-covered solar cell array |
US6278054B1 (en) | 1998-05-28 | 2001-08-21 | Tecstar Power Systems, Inc. | Solar cell having an integral monolithically grown bypass diode |
US6221769B1 (en) * | 1999-03-05 | 2001-04-24 | International Business Machines Corporation | Method for integrated circuit power and electrical connections via through-wafer interconnects |
DE10020541A1 (en) * | 2000-04-27 | 2001-11-08 | Univ Konstanz | Method of manufacturing a solar cell and solar cell |
US6613973B2 (en) * | 2000-06-27 | 2003-09-02 | Canon Kabushiki Kaisha | Photovoltaic element, producing method therefor, and solar cell modules |
US6458696B1 (en) * | 2001-04-11 | 2002-10-01 | Agere Systems Guardian Corp | Plated through hole interconnections |
US20050023260A1 (en) * | 2003-01-10 | 2005-02-03 | Shinya Takyu | Semiconductor wafer dividing apparatus and semiconductor device manufacturing method |
US6897085B2 (en) | 2003-01-21 | 2005-05-24 | Spheral Solar Power, Inc. | Method of fabricating an optical concentrator for a photovoltaic solar cell |
US7402448B2 (en) * | 2003-01-31 | 2008-07-22 | Bp Corporation North America Inc. | Photovoltaic cell and production thereof |
US20060185715A1 (en) * | 2003-07-25 | 2006-08-24 | Hammerbacher Milfred D | Photovoltaic apparatus including spherical semiconducting particles |
US7709729B2 (en) * | 2004-02-03 | 2010-05-04 | The Aerospace Corporation | Thin film solar cell inflatable ultraviolet rigidizable deployment hinge |
US20050178428A1 (en) * | 2004-02-17 | 2005-08-18 | Solar Roofing Systems Inc. | Photovoltaic system and method of making same |
US7772484B2 (en) * | 2004-06-01 | 2010-08-10 | Konarka Technologies, Inc. | Photovoltaic module architecture |
US20100294341A1 (en) * | 2008-10-24 | 2010-11-25 | Christopher Frank | Apparatus and methods for frameless building integrated photovoltaic panel |
US20100101561A1 (en) * | 2008-10-24 | 2010-04-29 | Christopher Frank | Solar panels systems and methods |
TWM361721U (en) * | 2008-12-31 | 2009-07-21 | Yong-Hui Zhuang | Surface mounts type solar cell packaging structure |
US8283199B2 (en) * | 2009-01-29 | 2012-10-09 | Applied Materials, Inc. | Solar cell patterning and metallization |
CH701679A1 (en) * | 2009-08-19 | 2011-02-28 | Cells S A | Device and method for the contacting of silicon solar cells. |
NL2004698C2 (en) * | 2010-05-11 | 2011-11-15 | Stichting Energie | Solar cell and method of manufacturing such a solar cell. |
CN102986035B (en) * | 2010-05-11 | 2016-05-18 | 荷兰能源建设基金中心 | Solar cell and manufacture method thereof |
DE102011018374A1 (en) * | 2011-04-20 | 2012-10-25 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for producing a metallic contact structure of a semiconductor structure with through-connection and photovoltaic solar cell |
KR101363103B1 (en) * | 2012-06-29 | 2014-02-18 | 주식회사 신성솔라에너지 | Solar cell and method of manufacturing the same |
NL2012555B1 (en) * | 2014-04-02 | 2016-02-15 | Stichting Energieonderzoek Centrum Nederland | Photovoltaic module with interconnection wrap around cells. |
JP6592447B2 (en) * | 2014-10-06 | 2019-10-16 | 株式会社カネカ | SOLAR CELL AND SOLAR CELL MODULE, AND SOLAR CELL AND SOLAR CELL MODULE MANUFACTURING METHOD |
EP4053920A1 (en) * | 2021-03-02 | 2022-09-07 | AZUR SPACE Solar Power GmbH | Solar cell contact arrangement |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3489615A (en) * | 1966-07-05 | 1970-01-13 | Spectrolab | Solar cells with insulated wraparound electrodes |
US3493822A (en) * | 1966-02-24 | 1970-02-03 | Globe Union Inc | Solid state solar cell with large surface for receiving radiation |
DE1953008A1 (en) * | 1969-10-22 | 1971-04-29 | Licentia Gmbh | Solar cell |
US4361950A (en) * | 1980-03-24 | 1982-12-07 | Exxon Research & Engineering Co. | Method of making solar cell with wrap-around electrode |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3411952A (en) * | 1962-04-02 | 1968-11-19 | Globe Union Inc | Photovoltaic cell and solar cell panel |
-
1984
- 1984-04-30 US US06/605,319 patent/US4610077A/en not_active Expired - Lifetime
-
1985
- 1985-04-12 EP EP85902271A patent/EP0179860B1/en not_active Expired
- 1985-04-12 WO PCT/US1985/000654 patent/WO1985005225A1/en active IP Right Grant
- 1985-04-12 JP JP60501871A patent/JPS61502017A/en active Pending
- 1985-04-12 DE DE8585902271T patent/DE3572088D1/en not_active Expired
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3493822A (en) * | 1966-02-24 | 1970-02-03 | Globe Union Inc | Solid state solar cell with large surface for receiving radiation |
US3489615A (en) * | 1966-07-05 | 1970-01-13 | Spectrolab | Solar cells with insulated wraparound electrodes |
DE1953008A1 (en) * | 1969-10-22 | 1971-04-29 | Licentia Gmbh | Solar cell |
US4361950A (en) * | 1980-03-24 | 1982-12-07 | Exxon Research & Engineering Co. | Method of making solar cell with wrap-around electrode |
Non-Patent Citations (1)
Title |
---|
The Conference Record in the 14th IEEE Photovoltaic Specialists Conference, 7-10 January 1980, (San Diego, California, US) D.K. ZEMMRICH et al.: "Improved Perfomance from Thin Film Dielectric Wraparound Solar Cells", pages 178-183, see paragraph "Process"; tables Nr. 2,3,4; paragraph "Product Experience" * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1989005521A1 (en) * | 1987-12-03 | 1989-06-15 | Spectrolab, Inc. | Solar cell panel |
WO2008025326A2 (en) * | 2006-09-01 | 2008-03-06 | Cis Solartechnik Gmbh & Co. Kg | Solar cell, method for manufacturing solar cells and electric conductor track |
WO2008025326A3 (en) * | 2006-09-01 | 2009-04-02 | Cis Solartechnik Gmbh & Co Kg | Solar cell, method for manufacturing solar cells and electric conductor track |
Also Published As
Publication number | Publication date |
---|---|
EP0179860B1 (en) | 1989-08-02 |
DE3572088D1 (en) | 1989-09-07 |
EP0179860A1 (en) | 1986-05-07 |
JPS61502017A (en) | 1986-09-11 |
US4610077A (en) | 1986-09-09 |
US4610077B1 (en) | 1988-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0179860B1 (en) | Process for fabricating a wrapthrough contact solar cell | |
US4227942A (en) | Photovoltaic semiconductor devices and methods of making same | |
US5053083A (en) | Bilevel contact solar cells | |
JP3169497B2 (en) | Solar cell manufacturing method | |
US5716459A (en) | Monolithically integrated solar cell microarray and fabrication method | |
US4838952A (en) | Controlled reflectance solar cell | |
US4376872A (en) | High voltage V-groove solar cell | |
GB1395200A (en) | Fine geometry solar cell | |
EP0666602B1 (en) | Method of manufacturing a GaAs solar cell on a Si substrate | |
US5155051A (en) | Method of manufacturing photovoltaic device | |
WO1989005521A1 (en) | Solar cell panel | |
US4171989A (en) | Contact for solar cells | |
US4335503A (en) | Method of making a high voltage V-groove solar cell | |
US3546542A (en) | Integrated high voltage solar cell panel | |
CN110444596B (en) | Silicon controlled rectifier chip and manufacturing method thereof | |
US4156309A (en) | Method of construction of a multi-cell solar array | |
US3886587A (en) | Isolated photodiode array | |
US3661741A (en) | Fabrication of integrated semiconductor devices by electrochemical etching | |
US3447235A (en) | Isolated cathode array semiconductor | |
JPS582076A (en) | Method of producing schottky diode | |
US3956034A (en) | Isolated photodiode array | |
US3905036A (en) | Field effect transistor devices and methods of making same | |
CA1205577A (en) | Semiconductor device | |
US3421943A (en) | Solar cell panel having cell edge and base metal electrical connections | |
JPS6213829B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 1985902271 Country of ref document: EP |
|
AK | Designated states |
Designated state(s): JP |
|
AL | Designated countries for regional patents |
Designated state(s): AT BE CH DE FR GB IT LU NL SE |
|
WWP | Wipo information: published in national office |
Ref document number: 1985902271 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1985902271 Country of ref document: EP |