WO1988009573A1 - Improvements in or relating to microcomputers - Google Patents

Improvements in or relating to microcomputers Download PDF

Info

Publication number
WO1988009573A1
WO1988009573A1 PCT/GB1988/000388 GB8800388W WO8809573A1 WO 1988009573 A1 WO1988009573 A1 WO 1988009573A1 GB 8800388 W GB8800388 W GB 8800388W WO 8809573 A1 WO8809573 A1 WO 8809573A1
Authority
WO
WIPO (PCT)
Prior art keywords
microcomputer
connectors
peripheral device
edge connector
array
Prior art date
Application number
PCT/GB1988/000388
Other languages
French (fr)
Inventor
James St. Valentine Westwood
Original Assignee
Cambridge Computer Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cambridge Computer Limited filed Critical Cambridge Computer Limited
Priority to GB8923869A priority Critical patent/GB2226167B/en
Priority to JP88504114A priority patent/JPH02503607A/en
Publication of WO1988009573A1 publication Critical patent/WO1988009573A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70—Coupling devices
    • H01R12/71—Coupling devices for rigid printing circuits or like structures
    • H01R12/72—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures
    • H01R12/721—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures cooperating directly with the edge of the rigid printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/117—Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/142—Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/07—Electric details
    • H05K2201/073—High voltage adaptations
    • H05K2201/0746—Protection against transients, e.g. layout adapted for plugging of connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch, thickness; Using different connections on the pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09663—Divided layout, i.e. conductors divided in two or more parts

Definitions

  • This invention relates generally to microcomputers, which term as used herein includes any device incorporating a CPU and a memory means.
  • Microcomputers are commonly provided with ports having edge connectors enabling the attachment of peripheral devices, including additional memory blocks for example.
  • a microcomputer having a CPU, a memory means and an edge connector for attachment of a peripheral device, in combination with a peripheral device having an array of connectors for establishing an electrical interconnection between the microcomputer and the peripheral device at the contact pads of the edge connector, wherein the said array of connectors includes two connectors which are bridged so as to short circuit two contact pads of the edge connector prior to contact between any other connectors of the array and their corresponding edge connector contact pads, on insertion, or prior to contact between other connectors of the array and the edge connector pads being broken, on removal, and wherein the microcomputer is provided with circuit means responsive to short-circuiting of said two contact pads to initiate emergency shut down of the microcomputer.
  • An emergency shut down of the microcomputer is an instantaneous shut down analogous to that which may be arranged to take place in the event of a power failure for example. While not as satisfactory as a general shut down in safeguarding data, it avoids risk of damage and will usually save at least the more important data which might otherwise be rendered irretrievable.
  • the invention as above described is used in conjunction with the known safety device incorporating a microswitch which initiates the preferred general shut down procedure. If the general shut down procedure has been completed when the peripheral device is attached or detached, the subsequent initiation of an emergency shut down will be pre-empted, or it can be arranged that the circuitry in the microcomputer inhibits the emergency shut down instruction if a general shut down has already been completed.
  • the invention is especially applicable to a microcomputer of the CMOS type and especially a microcomputer of this type having one or more edge connectors enabling attachment of additional memory blocks, also of the CMOS type.
  • a peripheral device for a microcomputer having a CPU, a memory means and an edge connector for attachment of the peripheral device, which latter has an array of connectors corresponding to the edge connector contact pads, wherein the said connector array comprises connectors of differing effective lengths automatically to effect a required sequencing in the application or removal of voltages to the different circuits incorporated in the peripheral device when the latter is interconnected with or disconnected from the microcomputer.
  • a preferred arrangement of the invention utilises the two above-described aspects of the invention in combination.
  • the Length oF the bridged section of the two connectors producing emergency shut down is preferably such that the corresponding contact pads of the edge connector remain short circuited until all the other connector/contact pad interconnections have been sequentially established, whilst said bridged section terminates to open the said short circuit only after the last of said connector/contact pad interconnections has been completed, and vice versa.
  • the connectors of the array on the peripheral is preferably arranged for the connectors of the array on the peripheral to be of the same effective length mechanically. This is enabled by providing "dead" connector regions beyond the "active" portions thereof at which electrical interconnections are established. In this way it is avoided that the contact pads of the edge connector are undesirably abraded and/or worn when the peripheral device, e.g. additional memory block, is being attached or detached.
  • a preferred circuit provided in the microcomputer is a gate circuit from which regularly occurring interrupt
  • INT INT
  • NMI non-maskable interrupt
  • FIG. 1 is a perspective view of a microcomputer, in particular showing the peripherals port and edge connectors thereof and associated safety device;
  • Figure 2a is a diagrammatic plan view of a micro ⁇ computer edge connector and a memory block circuit board adapted for connection to the microcomputer edge connector;
  • p igure 2b is an end view of the edge connector assembly
  • Figure 2c is an end view of one of the contact pads of the edge connector of Figure 2b.
  • Figure 3 is a diagram of an emergency shut down control circuit within the microcomputer.
  • a microcomputer 10 has edge connectors 12 at the rear of a port into which peripherals such as 15 can be inserted after opening a pivoted flap 14.
  • the latter controls a microswitch 17.
  • actuation of the microswitch when the flap is opened initiates a general shut down of the microcomputer.
  • An audible warning signal is generated for the duration of the general shut down procedure.
  • a general shut down is initiated by the microswitch when a peripheral device such as a memory block 15 is about to be detached from the edge connector. In neither case, however, is attachment or detachment of the peripheral device prevented while the general shut down procedure is still, taking place, if for one reason or another the audible warning signal is ignored.
  • an instantaneous emergency shut down of the computer is effected if qeneraL shut down has not been completed prior to the act of attaching or detaching an additional memory block.
  • reference 20 denotes the contact pads of the edge connector 14 of the microcomputer 10 and reference 22 denotes the connectors of an array thereof provided on a memory 24 (such as may be included within the peripheral 15 of Figure 1) adapted for interconnection with the microcomputer at said edge connector.
  • the active regions 32 of the connectors are of differing appropriately pre-selected lengths, thereby to achieve a desired sequencing of the voltages applied to the memory block 24 when it is attached to the microcomputer, and likewise in reverse sequence on disconnection.
  • three connectors are bridged together over their leading or outer end regions, two of said three connectors having the bridge continued over their inner regions.
  • the full bridge over three connectors extends inwardly to a point just inwards of the ends of the shortest active regions 32 of the other connectors 22.
  • the effect of the fully bridged region of the three connectors is to short circuit two contact pads 50, 52 of the contact pads 20 of the microcomputer edge connector 12 before any interconnections between the active regions of any of the other connectors 22 and corresponding contact pads 20 are established, when the memory block 24 is being attached, and likewise before any such interconnections are broken when the memory block is detached.
  • Figure 2b illustrates the edge connector housing 42 and shows how by using appropriately shaped contacts, conductive protrusions 44 cooperate to define a limited conductive region for attaching the conductive connectors 22 of the board 24.
  • One such contact 46 is shown in more detail in Figure 2c.
  • references 50, 52 again denote the two contact pads of the edge connector of the microcomputer which are temporarily short circuited during the act of attaching or detaching the memory block.
  • Reference 54 denotes a third contact pad which provides a ground connection 56 and is interconnected with the contact pad 52.
  • the three contact pads 50, 52, 54 correspond to the three connectors 40 of the memory block circuit board 24 hitherto identified with reference to Figure 2.
  • a gate array circuit 60 from which regularly occurring interrupt (INT) signals are fed to the CPU 62, is caused to supply a non-maskable interrupt (NMI) signal to the CPU, initiating an instantaneous emergency shut down of the microcomputer.
  • the normal INT signal is inhibited for the duration that the contact pads 50, 52 are short circuited; this is to prevent the regular interrupts from reactivating the system for the duration of the short circuit. It is thereby ensured that the microcomputer is in a shut down condition, as necessary to avoid crashing with loss of valuabl data and possible other damage, prior to the establishment or separation of any of the other connector/contact pad interconnections via which the memory block is operationally connected with the microcomputer. This safe condition is assured, even if the general shut down procedure described with reference to Figure 1 has not been completed.
  • microcomputing devices such as those employed in automatic machines, e.g. washing machines, in which an operational programme is determined by a programmed circuit block inserted into an edge connector provided on said microcomputing device.

Abstract

In the combination of a microcomputer (10) and a peripheral device (15) therefor, wherein electrical connection between the microcomputer and the peripheral device is by way of an edge connector (12) in the microcomputer and an array of connectors (22) (for making connection with the contact pads (20) of the edge connector) on the peripheral device, two of the connectors (40) are bridged electrically so that two of the pads (50, 52) of the edge connector (12) are short circuited before electrical contact is made between any other connectors of the array and their corresponding edge connector pads, on insertion, (or prior to contact being broken between other connectors of the array and the edge connector pads, on removal). The microcomputer is provided with circuit means (60) responsive to short circuiting of the said two contact pads to initiate emergency shut down of the microcomputer. Where the application of voltages to the peripheral device has to follow a particular sequence, the connectors (22) in the array are of differing effective lengths automatically to effect a required sequenccing in the application or removal of voltages to the different circuits incorporated in the peripheral device (15) when the latter is interconnected with, or disconnected from, the microcomputer. The connectors (22) may have the same effective mechanical length, but include electrically ''active'' regions and ''dead'' regions, to define different electrical lengths.

Description

Title Improvements in or relating to Microcomputers
This invention relates generally to microcomputers, which term as used herein includes any device incorporating a CPU and a memory means.
Background to the invention
Microcomputers are commonly provided with ports having edge connectors enabling the attachment of peripheral devices, including additional memory blocks for example. In general, it is desirable for the microcomputer to be in a "shut down" condition when a peripheral is being attached or detached at the edge connector, for example to avoid crashes leading to irretrievable loss of data.
It is therefore known to fit a icroswitch adjacent the edge connector, which may for example be actuated by movement of a pivoted flap or the like, which microswitch when actuated initiates a general shut down of the computer. In this way it is intended that a peripheral is not attached and/or detached from the edge connector when there is risk of loss of data or other harmful effects.
However, a general shut down of the microcomputer is not achieved instantaneously on initiation thereof, and in spite of actuation of the microswitch, it remains necessary that the peripheral should not be attached and/or detached before the general shut down procedure has been completed. It is therefore known to provide an audible or other warning signal lasting for the duration of the general shut down procedure, but if this signal is ignored, for example due to lack of understanding or impatience, data may be lost.
The invention
According to one aspect of the present invention, there is provided a microcomputer having a CPU, a memory means and an edge connector for attachment of a peripheral device, in combination with a peripheral device having an array of connectors for establishing an electrical interconnection between the microcomputer and the peripheral device at the contact pads of the edge connector, wherein the said array of connectors includes two connectors which are bridged so as to short circuit two contact pads of the edge connector prior to contact between any other connectors of the array and their corresponding edge connector contact pads, on insertion, or prior to contact between other connectors of the array and the edge connector pads being broken, on removal, and wherein the microcomputer is provided with circuit means responsive to short-circuiting of said two contact pads to initiate emergency shut down of the microcomputer.
An emergency shut down of the microcomputer is an instantaneous shut down analogous to that which may be arranged to take place in the event of a power failure for example. While not as satisfactory as a general shut down in safeguarding data, it avoids risk of damage and will usually save at least the more important data which might otherwise be rendered irretrievable.
Preferably, the invention as above described is used in conjunction with the known safety device incorporating a microswitch which initiates the preferred general shut down procedure. If the general shut down procedure has been completed when the peripheral device is attached or detached, the subsequent initiation of an emergency shut down will be pre-empted, or it can be arranged that the circuitry in the microcomputer inhibits the emergency shut down instruction if a general shut down has already been completed.
The invention is especially applicable to a microcomputer of the CMOS type and especially a microcomputer of this type having one or more edge connectors enabling attachment of additional memory blocks, also of the CMOS type.
Especially but not exclusively in this type of computer, it is often important to arrange for the application of voltages to the additional memory block or other peripheral device to be sequenced.
According to another aspect of the invention, therefore, there is provided a peripheral device for a microcomputer having a CPU, a memory means and an edge connector for attachment of the peripheral device, which latter has an array of connectors corresponding to the edge connector contact pads, wherein the said connector array comprises connectors of differing effective lengths automatically to effect a required sequencing in the application or removal of voltages to the different circuits incorporated in the peripheral device when the latter is interconnected with or disconnected from the microcomputer.
A preferred arrangement of the invention utilises the two above-described aspects of the invention in combination. In this case, the Length oF the bridged section of the two connectors producing emergency shut down is preferably such that the corresponding contact pads of the edge connector remain short circuited until all the other connector/contact pad interconnections have been sequentially established, whilst said bridged section terminates to open the said short circuit only after the last of said connector/contact pad interconnections has been completed, and vice versa.
In both aspects of the invention, it is preferably arranged for the connectors of the array on the peripheral to be of the same effective length mechanically. This is enabled by providing "dead" connector regions beyond the "active" portions thereof at which electrical interconnections are established. In this way it is avoided that the contact pads of the edge connector are undesirably abraded and/or worn when the peripheral device, e.g. additional memory block, is being attached or detached.
A preferred circuit provided in the microcomputer is a gate circuit from which regularly occurring interrupt
(INT) and non-maskable interrupt (NMI) signals are fed to the CPU. The NMI signal is generated when the two relevant contact pads of the edge connector, as hitherto described, are short-circuited. The NMI signal terminates when the said short circuit is removed.
Description of embodiment
A microcomputer and peripheral device therefor are exemplified in the following description, making reference to the accompanying drawings, in which:- Figure 1 is a perspective view of a microcomputer, in particular showing the peripherals port and edge connectors thereof and associated safety device;
Figure 2a is a diagrammatic plan view of a micro¬ computer edge connector and a memory block circuit board adapted for connection to the microcomputer edge connector;
pigure 2b is an end view of the edge connector assembly,
Figure 2c is an end view of one of the contact pads of the edge connector of Figure 2b; and
Figure 3 is a diagram of an emergency shut down control circuit within the microcomputer.
P.ef rring to Figure 1, a microcomputer 10 has edge connectors 12 at the rear of a port into which peripherals such as 15 can be inserted after opening a pivoted flap 14.
The latter controls a microswitch 17. In known manner, actuation of the microswitch when the flap is opened initiates a general shut down of the microcomputer. An audible warning signal is generated for the duration of the general shut down procedure. It can also readily be arranged that a general shut down is initiated by the microswitch when a peripheral device such as a memory block 15 is about to be detached from the edge connector. In neither case, however, is attachment or detachment of the peripheral device prevented while the general shut down procedure is still, taking place, if for one reason or another the audible warning signal is ignored.
In accordance with the present invention, an instantaneous emergency shut down of the computer is effected if qeneraL shut down has not been completed prior to the act of attaching or detaching an additional memory block.
Referring to Figure 2a, reference 20 denotes the contact pads of the edge connector 14 of the microcomputer 10 and reference 22 denotes the connectors of an array thereof provided on a memory 24 (such as may be included within the peripheral 15 of Figure 1) adapted for interconnection with the microcomputer at said edge connector.
It can be seen that the connectors 22, whilst effectively being of the same length mechanically, have isolated or dead end regions 30 and active or live inner regions 32 which connect with the circuit board 24. The active regions 32 of the connectors are of differing appropriately pre-selected lengths, thereby to achieve a desired sequencing of the voltages applied to the memory block 24 when it is attached to the microcomputer, and likewise in reverse sequence on disconnection.
It can also be seen that three connectors, collectively referenced 40, are bridged together over their leading or outer end regions, two of said three connectors having the bridge continued over their inner regions. The full bridge over three connectors extends inwardly to a point just inwards of the ends of the shortest active regions 32 of the other connectors 22.
The effect of the fully bridged region of the three connectors is to short circuit two contact pads 50, 52 of the contact pads 20 of the microcomputer edge connector 12 before any interconnections between the active regions of any of the other connectors 22 and corresponding contact pads 20 are established, when the memory block 24 is being attached, and likewise before any such interconnections are broken when the memory block is detached.
Figure 2b illustrates the edge connector housing 42 and shows how by using appropriately shaped contacts, conductive protrusions 44 cooperate to define a limited conductive region for attaching the conductive connectors 22 of the board 24. One such contact 46 is shown in more detail in Figure 2c.
Referring now to Figure 3, references 50, 52 again denote the two contact pads of the edge connector of the microcomputer which are temporarily short circuited during the act of attaching or detaching the memory block. Reference 54 denotes a third contact pad which provides a ground connection 56 and is interconnected with the contact pad 52. The three contact pads 50, 52, 54 correspond to the three connectors 40 of the memory block circuit board 24 hitherto identified with reference to Figure 2.
Immediately contact pads 50, 52 become short circuited, a gate array circuit 60, from which regularly occurring interrupt (INT) signals are fed to the CPU 62, is caused to supply a non-maskable interrupt (NMI) signal to the CPU, initiating an instantaneous emergency shut down of the microcomputer. The normal INT signal is inhibited for the duration that the contact pads 50, 52 are short circuited; this is to prevent the regular interrupts from reactivating the system for the duration of the short circuit. It is thereby ensured that the microcomputer is in a shut down condition, as necessary to avoid crashing with loss of valuabl data and possible other damage, prior to the establishment or separation of any of the other connector/contact pad interconnections via which the memory block is operationally connected with the microcomputer. This safe condition is assured, even if the general shut down procedure described with reference to Figure 1 has not been completed.
It will be seen that on removal, the reverse procedure results and the bridged pair 40 again short the corresponding pair of contacts 50, 52 before the remaining contacts break from the other connectors of the assembly 22.
Various modifications of the above-described arrangement are possible within the scope of the invention hereinbefore defined. In this regard, it is again to be appreciated that the invention is applicable to microcomputing devices such as those employed in automatic machines, e.g. washing machines, in which an operational programme is determined by a programmed circuit block inserted into an edge connector provided on said microcomputing device.

Claims

C LAIMS
1. A microcomputer having a CPU, a memory means and an edge connector having contact pads for attachment of a peripheral device, in combination with a peripheral device having an array of connectors for establishing an electrical interconnection between the microcomputer and the peripheral device at the contact pads of the edge connector, characterised in that the said array of connectors includes two connectors which are bridged so as to short circuit two contact pads of the edge connector prior to contact between any other connectors of the array and their corresponding edge connector contact pads, on insertion, (or prior to contact being broken between other connectors of the array and the edge connector pads, on removal), and wherein the microcomputer is provided with circuit means responsive to short-circuiting of said two contact pads to initiate emergency shut down of the microcomputer.
2. A microcomputer as claimed in claim 1 further characterised by a microswitch which initiates a general shut down procedure in the event that the peripheral device is removed.
3. A microcomputer as claimed in claim 1 or 2 in which the application of voltages to the peripheral device has to follow a particular sequence, characterised in that connectors in the array are of differing effective lengths automatically to effect a required sequencing in the application or removal of voltages to the different circuits incorporated in the peripheral device when the latter is interconnected with or disconnected from the microcomputer.
4. A microcomputer as claimed in claim 3 characterised in that the length of the bridged section of the two connectors producing emergency shut down is such that the corresponding contact pads of the edge connector remain short circuited until all the other connector/contact pad interconnections have been sequentially established, and said bridged section terminates to open the said short circuit only after the last of said connector/ contact pad interconnections has been completed, and vice versa.
5. A microcomputer as claimed in any of the preceding claims characterised in that the connectors of the array on the peripheral are of the same effective length mechanically, and include "active" connector regions and "dead" connector regions, beyond the "active" portions thereof, at which electrical inter-connections are established.
6. A microcomputer as claimed in any of the preceding claims further characterised by a gate circuit from which regularly occurring interrupt (INT) and non-maskable interrupt (NMI) signals are fed to the CPU, and the NMI signal is generated when the two relevant contact pads of the edge connector are short-circuited and terminates when the said short circuit is removed.
7. A microcomputer and peripheral device constucted arranged and adapted to operate substantially as herein described with reference to the accompanying drawings.
PCT/GB1988/000388 1987-05-19 1988-05-17 Improvements in or relating to microcomputers WO1988009573A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GB8923869A GB2226167B (en) 1987-05-19 1988-05-17 Improvements in or relating to microcomputers
JP88504114A JPH02503607A (en) 1987-05-19 1988-05-17 Improvements in or relating to microcomputers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB878711796A GB8711796D0 (en) 1987-05-19 1987-05-19 Microcomputers
GB8711796 1987-05-19

Publications (1)

Publication Number Publication Date
WO1988009573A1 true WO1988009573A1 (en) 1988-12-01

Family

ID=10617579

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1988/000388 WO1988009573A1 (en) 1987-05-19 1988-05-17 Improvements in or relating to microcomputers

Country Status (4)

Country Link
EP (1) EP0362238A1 (en)
JP (1) JPH02503607A (en)
GB (2) GB8711796D0 (en)
WO (1) WO1988009573A1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0317081A2 (en) * 1987-11-18 1989-05-24 Hewlett-Packard Company Printed circuit card reset switch
WO1993001634A2 (en) * 1991-07-05 1993-01-21 Mod-Tap W Corporation Electrical connection system
EP0551826A1 (en) * 1992-01-15 1993-07-21 Molex Incorporated Edge connector for a printed circuit card
GB2271677A (en) * 1991-07-05 1994-04-20 Mod Tap W Corp Electrical connection system
WO1996012250A1 (en) * 1994-10-12 1996-04-25 Sega Enterprises, Ltd. Improvement in communication between data processing apparatus and peripheral device thereof
EP0716392A1 (en) * 1994-10-12 1996-06-12 Sega Enterprises, Ltd. Communication between data processing apparatus and peripheral device thereof
US5630170A (en) * 1994-10-12 1997-05-13 Kabushiki Kaisha Sega Enterprises System and method for determining peripheral's communication mode over row of pins disposed in a socket connector
EP0821445A1 (en) * 1996-07-24 1998-01-28 Canon Kabushiki Kaisha Electrical connector, process cartridge and electrophotographic image forming apparatus
US7976392B2 (en) 2000-08-23 2011-07-12 Nintendo Co., Ltd. External interfaces for a 3D graphics system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5975327A (en) * 1982-10-21 1984-04-28 Toshiba Corp Microcomputer device
EP0134967A2 (en) * 1983-08-12 1985-03-27 International Business Machines Corporation A data processing system incorporating an automatic reset arrangement
WO1987000976A1 (en) * 1985-07-30 1987-02-12 Amp Incorporated High durability drawer connector

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5975327A (en) * 1982-10-21 1984-04-28 Toshiba Corp Microcomputer device
EP0134967A2 (en) * 1983-08-12 1985-03-27 International Business Machines Corporation A data processing system incorporating an automatic reset arrangement
WO1987000976A1 (en) * 1985-07-30 1987-02-12 Amp Incorporated High durability drawer connector

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Patent Abstracts of Japan, volume 8, no. 183 (P-296)(1620), 23 August 1984; & JP-A-59075327 (TOSHIBA K.K.) 28 April 1984 *

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0317081A3 (en) * 1987-11-18 1990-07-11 Hewlett-Packard Company Printed circuit card reset switch
EP0317081A2 (en) * 1987-11-18 1989-05-24 Hewlett-Packard Company Printed circuit card reset switch
US5492478A (en) * 1991-07-05 1996-02-20 Mod-Tap W Corp. Electrical connection system with alternatively positionable connector
WO1993001634A2 (en) * 1991-07-05 1993-01-21 Mod-Tap W Corporation Electrical connection system
WO1993001634A3 (en) * 1991-07-05 1993-03-18 Mod Tap W Corp Electrical connection system
GB2271677A (en) * 1991-07-05 1994-04-20 Mod Tap W Corp Electrical connection system
AU662008B2 (en) * 1991-07-05 1995-08-17 Mod-Tap W Corporation Electrical connection system
GB2271677B (en) * 1991-07-05 1995-11-29 Mod Tap W Corp Electrical connection system
EP0551826A1 (en) * 1992-01-15 1993-07-21 Molex Incorporated Edge connector for a printed circuit card
WO1996012250A1 (en) * 1994-10-12 1996-04-25 Sega Enterprises, Ltd. Improvement in communication between data processing apparatus and peripheral device thereof
EP0716392A1 (en) * 1994-10-12 1996-06-12 Sega Enterprises, Ltd. Communication between data processing apparatus and peripheral device thereof
US5630170A (en) * 1994-10-12 1997-05-13 Kabushiki Kaisha Sega Enterprises System and method for determining peripheral's communication mode over row of pins disposed in a socket connector
AU695704B2 (en) * 1994-10-12 1998-08-20 Sega Enterprises, Ltd. Improvement in communication between data processing apparatus and peripheral device thereof
EP0821445A1 (en) * 1996-07-24 1998-01-28 Canon Kabushiki Kaisha Electrical connector, process cartridge and electrophotographic image forming apparatus
US5907748A (en) * 1996-07-24 1999-05-25 Canon Kabushiki Kaisha Electrical connector, process cartridge and electrophotographic image forming apparatus
US7976392B2 (en) 2000-08-23 2011-07-12 Nintendo Co., Ltd. External interfaces for a 3D graphics system

Also Published As

Publication number Publication date
EP0362238A1 (en) 1990-04-11
GB2226167B (en) 1991-08-07
GB8923869D0 (en) 1990-02-21
GB2226167A (en) 1990-06-20
JPH02503607A (en) 1990-10-25
GB8711796D0 (en) 1987-06-24

Similar Documents

Publication Publication Date Title
WO1988009573A1 (en) Improvements in or relating to microcomputers
JP2627942B2 (en) Airbag connector
JPH02139610A (en) Active attaching and detaching system
KR960002058A (en) Docking device for portable computer and control method thereof
DE69731055T2 (en) Device for supplying power to an expansion unit powered by a portable computer
CA1200861A (en) Reset system for microcomputer using program cartridges
JPH0765908A (en) Emergency stopping circuit for robot etc.
JPH0215151Y2 (en)
US4793820A (en) Electrical wiring harness termination system
JP2000307273A (en) Package mounting structure
JP3005756U (en) Computer expansion interface device
KR0182687B1 (en) Dualization control device by board rupture
KR100241761B1 (en) Duplication control apparatus for full-electronic exchange
JPH0325588A (en) Electronic circuit module
JPH01303692A (en) Installing system for optional rom carrier
JPH0121376Y2 (en)
JPH0573439A (en) Printed wiring board and data relief system
JPH0482026A (en) Optical head device
JPH03194613A (en) Electronic circuit board
JPS6211917A (en) Electronic computer
JPH0318346A (en) Biosignal monitoring device
JPS5821509Y2 (en) Power interlock device for printed circuit board module
JPH0638350B2 (en) Robot teaching box connection circuit
KR200172317Y1 (en) device for preventing separation of I/O board in controller for controlling multi-joint industrial robot
JPS61245265A (en) Circuit for preventing destruction due to nonconnection

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): DE GB JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1988904256

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1988904256

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1988904256

Country of ref document: EP