WO1994018627A3 - Network adapter with host interrupt and indication management - Google Patents

Network adapter with host interrupt and indication management Download PDF

Info

Publication number
WO1994018627A3
WO1994018627A3 PCT/US1993/012652 US9312652W WO9418627A3 WO 1994018627 A3 WO1994018627 A3 WO 1994018627A3 US 9312652 W US9312652 W US 9312652W WO 9418627 A3 WO9418627 A3 WO 9418627A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory location
host
interrupt
network adapter
stored
Prior art date
Application number
PCT/US1993/012652
Other languages
French (fr)
Other versions
WO1994018627A2 (en
Inventor
Acott Andrew Emery
Brian Petersen
W Paul Sherer
Original Assignee
3Com Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=21755544&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO1994018627(A3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 3Com Corp filed Critical 3Com Corp
Priority to CA002152392A priority Critical patent/CA2152392C/en
Priority to DE69334165T priority patent/DE69334165T2/en
Priority to KR1019950703189A priority patent/KR0161101B1/en
Priority to JP6518024A priority patent/JPH08506674A/en
Priority to EP94905972A priority patent/EP0682791B1/en
Priority to AU59873/94A priority patent/AU675501B2/en
Publication of WO1994018627A2 publication Critical patent/WO1994018627A2/en
Publication of WO1994018627A3 publication Critical patent/WO1994018627A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Abstract

Indication and interrupt signals generated by a network adapter representing asynchronous events are managed by a host system. The network adapter includes a first mask logic for selectively disabling the indication signals from being stored in a first memory location by the host writing to a first mask register. A second mask logic which is coupled to the first memory location also selectively disables the indication signals from being stored in a second memory location creating two levels of status information. The indication signals may also be disabled from being stored in the second memory location responsive to the host writing to a second mask register. The first memory location may be read from the host in order to determine whether a network event occurred during an interrupt service routine, while interrupt means generates an interrupt signal to the host responsive to the value in the second memory location. A third level of control is provided by an internal counter which allows for automatic enabling and/or disabling of a plurality of indications and interrupts with and without explicit commands in the host driver subroutines.
PCT/US1993/012652 1993-02-02 1993-12-28 Network adapter with host interrupt and indication management WO1994018627A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CA002152392A CA2152392C (en) 1993-02-02 1993-12-28 Network adapter with host interrupt and indication management
DE69334165T DE69334165T2 (en) 1993-02-02 1993-12-28 NETWORK ADJUSTMENT DEVICE WITH MAIN COMPUTER INTERRUPTION AND INDICATION MANAGEMENT
KR1019950703189A KR0161101B1 (en) 1993-02-02 1993-12-28 Network adapter with host interrupt and indication management
JP6518024A JPH08506674A (en) 1993-02-02 1993-12-28 Network adapter that manages host interrupt signals and host indication signals
EP94905972A EP0682791B1 (en) 1993-02-02 1993-12-28 Network adapter with host interrupt and indication management
AU59873/94A AU675501B2 (en) 1993-02-02 1993-12-28 Apparatus, method and network adapter with host interrupt and indication management

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/012,561 1993-02-02
US08/012,561 US5530874A (en) 1993-02-02 1993-02-02 Network adapter with an indication signal mask and an interrupt signal mask

Publications (2)

Publication Number Publication Date
WO1994018627A2 WO1994018627A2 (en) 1994-08-18
WO1994018627A3 true WO1994018627A3 (en) 1994-09-29

Family

ID=21755544

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1993/012652 WO1994018627A2 (en) 1993-02-02 1993-12-28 Network adapter with host interrupt and indication management

Country Status (9)

Country Link
US (1) US5530874A (en)
EP (1) EP0682791B1 (en)
JP (1) JPH08506674A (en)
KR (1) KR0161101B1 (en)
AT (1) ATE372552T1 (en)
AU (1) AU675501B2 (en)
CA (1) CA2152392C (en)
DE (1) DE69334165T2 (en)
WO (1) WO1994018627A2 (en)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412782A (en) 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
AU706450B2 (en) * 1993-07-06 1999-06-17 Tandem Computers Incorporated A processor interface circuit
GB2298295B (en) * 1995-02-23 2000-01-19 Sony Uk Ltd Data processing systems
US5797037A (en) * 1995-03-31 1998-08-18 Cirrus Logic, Inc. Interrupt request control logic reducing the number of interrupts required for I/O data transfer
JP2625402B2 (en) * 1995-05-24 1997-07-02 日本電気株式会社 Microprocessor
US5740448A (en) * 1995-07-07 1998-04-14 Sun Microsystems, Inc. Method and apparatus for exclusive access to shared data structures through index referenced buffers
US5909582A (en) * 1996-04-26 1999-06-01 Nec Corporation Microcomputer having user mode interrupt function and supervisor mode interrupt function
US5999980A (en) * 1996-09-12 1999-12-07 Cabletron Systems, Inc. Apparatus and method for setting a congestion indicate bit in an backwards RM cell on an ATM network
US5995995A (en) * 1996-09-12 1999-11-30 Cabletron Systems, Inc. Apparatus and method for scheduling virtual circuit data for DMA from a host memory to a transmit buffer memory
US5966546A (en) 1996-09-12 1999-10-12 Cabletron Systems, Inc. Method and apparatus for performing TX raw cell status report frequency and interrupt frequency mitigation in a network node
US5922046A (en) * 1996-09-12 1999-07-13 Cabletron Systems, Inc. Method and apparatus for avoiding control reads in a network node
US5970229A (en) * 1996-09-12 1999-10-19 Cabletron Systems, Inc. Apparatus and method for performing look-ahead scheduling of DMA transfers of data from a host memory to a transmit buffer memory
US5941952A (en) * 1996-09-12 1999-08-24 Cabletron Systems, Inc. Apparatus and method for transferring data from a transmit buffer memory at a particular rate
US5881296A (en) * 1996-10-02 1999-03-09 Intel Corporation Method for improved interrupt processing in a computer system
US5854908A (en) * 1996-10-15 1998-12-29 International Business Machines Corporation Computer system generating a processor interrupt in response to receiving an interrupt/data synchronizing signal over a data bus
US6115776A (en) * 1996-12-05 2000-09-05 3Com Corporation Network and adaptor with time-based and packet number based interrupt combinations
US6098105A (en) * 1997-04-08 2000-08-01 International Business Machines Corporation Source and destination initiated interrupt method for message arrival notification
US6105071A (en) * 1997-04-08 2000-08-15 International Business Machines Corporation Source and destination initiated interrupt system for message arrival notification
US6012121A (en) * 1997-04-08 2000-01-04 International Business Machines Corporation Apparatus for flexible control of interrupts in multiprocessor systems
US6098104A (en) * 1997-04-08 2000-08-01 International Business Machines Corporation Source and destination initiated interrupts for message arrival notification, and related data structures
US5875342A (en) * 1997-06-03 1999-02-23 International Business Machines Corporation User programmable interrupt mask with timeout
US6243785B1 (en) * 1998-05-20 2001-06-05 3Com Corporation Hardware assisted polling for software drivers
US6529986B1 (en) * 1999-01-26 2003-03-04 3Com Corporation Interrupt optimization using storage time for peripheral component events
US6574694B1 (en) * 1999-01-26 2003-06-03 3Com Corporation Interrupt optimization using time between succeeding peripheral component events
US6189066B1 (en) * 1999-01-26 2001-02-13 3Com Corporation System and method for dynamically selecting interrupt time interval threshold parameters
US6192440B1 (en) * 1999-01-26 2001-02-20 3Com Corporation System and method for dynamically selecting interrupt storage time threshold parameters
US6189067B1 (en) * 1999-01-26 2001-02-13 3Com Corporation System and method for dynamically selecting interrupt quantity threshold parameters
US6351785B1 (en) * 1999-01-26 2002-02-26 3Com Corporation Interrupt optimization using varying quantity threshold
US6137734A (en) * 1999-03-30 2000-10-24 Lsi Logic Corporation Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals
US6526514B1 (en) * 1999-10-11 2003-02-25 Ati International Srl Method and apparatus for power management interrupt processing in a computing system
US6754755B1 (en) * 2000-08-10 2004-06-22 Hewlett-Packard Development Company, L.P. Service request system using an activity indicator to reduce processing overhead
US6889278B1 (en) * 2001-04-04 2005-05-03 Cisco Technology, Inc. Method and apparatus for fast acknowledgement and efficient servicing of interrupt sources coupled to high latency paths
AU2002309109B2 (en) 2001-07-02 2007-12-13 Zoetis Services Llc One dose vaccination with mycoplasma hyopneumoniae
US20040128418A1 (en) * 2002-12-30 2004-07-01 Darren Abramson Mechanism and apparatus for SMI generation
US7389496B2 (en) * 2003-07-02 2008-06-17 Agere Systems Inc. Condition management system and a method of operation thereof
US7596779B2 (en) * 2004-02-19 2009-09-29 Agere Systems Inc. Condition management callback system and method of operation thereof
US20120166687A1 (en) * 2010-12-22 2012-06-28 Stmicroelectronics, Inc. Computer Architecture Using Shadow Hardware
US11476928B2 (en) 2020-03-18 2022-10-18 Mellanox Technologies, Ltd. TDMA networking using commodity NIC/switch
US11336383B2 (en) 2020-06-24 2022-05-17 Mellanox Technologies, Ltd. Packet scheduling system with desired physical transmission time for packets
US11388263B2 (en) 2020-10-11 2022-07-12 Mellanox Technologies, Ltd. Packet transmission using scheduled prefetching
US11711158B2 (en) 2021-06-28 2023-07-25 Mellanox Technologies, Ltd. Accurate time-stamping of outbound packets

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4349872A (en) * 1979-03-16 1982-09-14 Hitachi, Ltd. Interrupt control system
US4878752A (en) * 1980-08-14 1989-11-07 The Marconi Company Limited Sighting system
US4987535A (en) * 1984-07-05 1991-01-22 Nec Corporation Interruption control circuit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1397438A (en) * 1971-10-27 1975-06-11 Ibm Data processing system
US4807117A (en) * 1983-07-19 1989-02-21 Nec Corporation Interruption control apparatus
US4631659A (en) * 1984-03-08 1986-12-23 Texas Instruments Incorporated Memory interface with automatic delay state
JPS619748A (en) * 1984-06-25 1986-01-17 Nec Corp Input and output controller
US4768149A (en) * 1985-08-29 1988-08-30 International Business Machines Corporation System for managing a plurality of shared interrupt handlers in a linked-list data structure
US4933846A (en) * 1987-04-24 1990-06-12 Network Systems Corporation Network communications adapter with dual interleaved memory banks servicing multiple processors
JPH01126751A (en) * 1987-11-11 1989-05-18 Fujitsu Ltd Grouping device
JPH0769783B2 (en) * 1987-11-16 1995-07-31 日本電気株式会社 Exception handling method
US5161228A (en) * 1988-03-02 1992-11-03 Ricoh Company, Ltd. System with selectively exclusionary enablement for plural indirect address type interrupt control circuit
JP2591181B2 (en) * 1989-09-22 1997-03-19 日本電気株式会社 Microcomputer
JP2855298B2 (en) * 1990-12-21 1999-02-10 インテル・コーポレーション Arbitration method of interrupt request and multiprocessor system
US5179704A (en) * 1991-03-13 1993-01-12 Ncr Corporation Method and apparatus for generating disk array interrupt signals
DE69233393T2 (en) * 1991-05-17 2005-08-11 Packard Bell NEC, Inc., Woodland Hills PERFORMANCE MANAGEMENT FUNCTION FOR A BACKWARD COMPATIBLE MICROPROCESSOR
JP3176093B2 (en) * 1991-09-05 2001-06-11 日本電気株式会社 Microprocessor interrupt controller
US5319752A (en) * 1992-09-18 1994-06-07 3Com Corporation Device with host indication combination

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4349872A (en) * 1979-03-16 1982-09-14 Hitachi, Ltd. Interrupt control system
US4878752A (en) * 1980-08-14 1989-11-07 The Marconi Company Limited Sighting system
US4987535A (en) * 1984-07-05 1991-01-22 Nec Corporation Interruption control circuit

Also Published As

Publication number Publication date
EP0682791A1 (en) 1995-11-22
EP0682791A4 (en) 1999-02-03
AU5987394A (en) 1994-08-29
ATE372552T1 (en) 2007-09-15
WO1994018627A2 (en) 1994-08-18
KR960700479A (en) 1996-01-20
US5530874A (en) 1996-06-25
DE69334165T2 (en) 2008-05-29
CA2152392A1 (en) 1994-08-18
KR0161101B1 (en) 1999-01-15
DE69334165D1 (en) 2007-10-18
AU675501B2 (en) 1997-02-06
EP0682791B1 (en) 2007-09-05
CA2152392C (en) 2000-11-07
JPH08506674A (en) 1996-07-16

Similar Documents

Publication Publication Date Title
WO1994018627A3 (en) Network adapter with host interrupt and indication management
EP0342846B1 (en) Data protection system in a data processing system
ATE211837T1 (en) A COMPUTER SYSTEM HAVING CACHE PRELOADING CAPABILITY BASED ON CPU REQUIREMENT TYPE
JPH0561822A (en) Data event recording device and monitor device of oemi channel activity
US5504673A (en) Microprogram load unit
IE801651L (en) Alarm monitoring arrangements
US5584029A (en) Data protecting system for an echangeable storage medium comprising power supply control means, medium detection means and medium identifying means
GB2298295B (en) Data processing systems
RU98107133A (en) METHOD AND SYSTEM OF CONTROL OF A DISCOVODE AT A DUPLICATED COMPUTER BLOCK
US4524266A (en) Method of and apparatus for discriminating between various types of check-out periods in employee time-recording systems and the like
TW353179B (en) Semiconductor device having compatible interface and driving method therefor
AU2020799A (en) Processor or core logic unit with internal register for peripheral status
EP0404056A3 (en) Information processing system comprising a main memory having an area for memorizing a state signal related to a diagnosing operation
EP0626647B1 (en) Copying apparatus for carrying out a copying operation between an active processing system and a stand-by one
JPH0816901B2 (en) Interrupt driven processor system
JPS57203150A (en) History recording system of logical device
JPH0561781A (en) Ram with voltage monitor function
JPS54100235A (en) Diagnosis system for channel interface circuit
JPS57111720A (en) System for data protection of data transfer control
JPS5729161A (en) Diagnostic system
JPS57123457A (en) Malfunction detecting system
JPH04289558A (en) Write data protecting system for power hit in disk device
GB1514956A (en) Computer system
JPS58115514A (en) Connection detecting system
JPS57124745A (en) Image forming device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AU CA JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): AU CA JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2152392

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1994905972

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1994905972

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1994905972

Country of ref document: EP