WO1996027857A1 - Hardware architecture for image generation and manipulation - Google Patents
Hardware architecture for image generation and manipulation Download PDFInfo
- Publication number
- WO1996027857A1 WO1996027857A1 PCT/US1996/002830 US9602830W WO9627857A1 WO 1996027857 A1 WO1996027857 A1 WO 1996027857A1 US 9602830 W US9602830 W US 9602830W WO 9627857 A1 WO9627857 A1 WO 9627857A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processor
- rendering processor
- data
- pixel
- cpu
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
Definitions
- This invention relates to digital image generation and manipulation, and in particular to a hardware architecture that facilitates high-speed manipulation and assembly of digitally represented images and graphics.
- raster image processor hardware or software
- the system “scan-converts” the incoming information into an imagewise array, or raster, of pixels having appropriate color values and which collectively represent the image.
- the two-dimensional raster geometry corresponds to the displayable width and height of the image, while the number of bits associated with each pixel in the array is called the depth.
- the raster is stored in a computer memory partition called the "frame buffer,” the contents of which determine • the instantaneous displayed image on an output device.
- the user obtains access to the frame buffer through high-level application software (such as a design program) that manipulates the individual pixel values in response to user commands.
- application software such as a design program
- image generation and manipulation software available even for relatively modest computer systems enables users to translate, rotate and linearly scale rasterized images.
- These programs "clip" graphic and image components to fit within the rectangular region defined by the pixmap; portions falling outside that region (e.g., as a result of user manipulation) are not rendered (although they may be stored in an overflow buffer). They may also provide for various "filtering" operations, which mathematically process the pixel values to obtain a desired effect (e.g., to smooth out the "staircasing" effects that can result from scan conversion).
- image-rendering tasks are shared among software modules (executed by the main central processing unit, or CPU) and specialized hardware components dedicated exclusively to image rendering depends on the required degree of performance.
- the most computationally demanding tasks involve manipulation of image components in a manner that reflects three-dimensional relationships. For example, if the design program permits a user to rotate a sphere in three dimensions, the program must maintain computational "awareness" of the entire surface content of the sphere even though only a portion of that content is visually presented at any one time. Perspective issues also arise, since three- dimensional manipulation affects not only the absolute content that is presented to the user but its rendered perspective as well; these are quite visible for edged graphic objects, such as cubes.
- Manipulation of the content so that the visible image portions make sense given the user's viewpoint requires application of mathematically intensive geometric transformations to each pixel of such objects.
- these operations are carried out by high-speed dedicated hardware components that manipulate the frame buffer directly, thereby relieving the main CPU of the processing burden and reducing traffic on the system bus; in lower-end systems, which stress cost-effectiveness over time performance, the computations are performed by the main CPU in accordance with appropriate software instructions, and the CPU manipulates the contents of the frame buffer.
- the most advanced design systems give the user control over the surface appearance of three-dimensional objects, altering the values of pixels corresponding to object surfaces so they conform to user selections.
- the direction and quality of illumination, as well as the character of illuminated surfaces determine the visual appearance of an object; these parameters can be captured and computationally applied to rendered objects using an illumination model.
- Design systems can also allow users to add visual detail to otherwise simple surfaces (or to replace existing surface detail with new designs or images) using a technique known as "texture mapping.”
- texture broadly connotes any form of surface detail, such as an image, rather than simple surface patterns.
- the user specifies a digitally sampled "picture,” represented as a pixmap and known as a "texture map” or "texture” to be applied to the designated surface(s) of a three-dimensionally rendered object.
- the imaging system applies the texture using successive spatial transformations: it first applies the texture to a mathematical representation of the object as it would appear in three-dimensional space, and then projects the visible surfaces of the object onto a pixmap representing the output screen.
- these surface-manipulation operations ordinarily are carried out by dedicated hardware components or by the main CPU in accordance with software instructions.
- the present invention provides a hardware architecture that bridges the gap between systems in which image-rendering functions are performed primarily by hardware and those that rely primarily on software implementation.
- the architecture, or system topology of the invention utilizes components that may be manufactured at relatively low cost, and which interact with one another to minimize image-related bus transactions, as well as to and relieve the main (or "host") CPU of the most burdensome computations relating to image generation and manipulation.
- the invention provides hardware support to a system implemented primarily as software modules.
- the invention provides an extensible hardware platform to which additional capabilities can be added, thereby affording the system designer the ability to select an optimal mix of software and hardware functionality.
- the invention includes an integrated circuit dedicated exclusively to direct manipulation of pixel values in the frame buffer.
- This "rendering processor” draws primitives (i.e., performs scan conversion of graphics primitives), performs pixel operations, generates the system display timing and controls the frame buffer, all in response to data and commands delivered to the rendering processor by the host CPU.
- the repertoire of the rendering processor includes scan conversion of graphics primitives, thereby relieving the host CPU of this task and significantly reducing bus bandwidth requirements.
- the host CPU or other external processing element
- Processing components such as the host CPU obtain access to the frame buffer only through the rendering processor.
- the degree of pixel processing performed by the rendering processor can vary with desired system capability.
- the rendering processor is capable of drawing pixels into the frame buffer in response to commands received from the host CPU, a geometry processor or other high-level graphics processor; this entails computing actual pixel addresses in the frame buffer from X and Y values or geometric specifications provided by the CPU.
- the rendering processor preferably also performs interpolation operations to determine individual pixel values from end-point coordinates or their equivalent.
- the rendering processor can be provided with the ability to perform special processing algorithms and mathematical operations, such as antialiasing and dithering; alpha blending; Z-buffering; fog computations (which add white to a pixel image value to simulate fog and thereby provide depth cueing); clipping to a window or other boundary; double buffering of the image (i.e., generating an image while keeping in memory the currently displayed, previously generated image); and texture-map processing.
- special processing algorithms and mathematical operations such as antialiasing and dithering; alpha blending; Z-buffering; fog computations (which add white to a pixel image value to simulate fog and thereby provide depth cueing); clipping to a window or other boundary; double buffering of the image (i.e., generating an image while keeping in memory the currently displayed, previously generated image); and texture-map processing.
- special processing algorithms and mathematical operations such as antialiasing and dithering; alpha blending; Z-buffering; fog computations (which add white to a
- the system includes a separate processor that implements one or more illumination models to shade displayed image or graphic objects in accordance with user-specified lighting parameters.
- This "lighter” or “geometry” processor communicates directly with the rendering processor; it does not access the frame buffer directly.
- the rendering processor includes a series of self- actuating registers that are each associated with a particular command. By addressing and writing data into any of these registers, the host implicitly specifies execution of the command associated with the particular register.
- the invention decomposes texture-mapping operations into a limited set of instructions associated with a corresponding number of registers located in the rendering processor.
- the rendering processor of the present invention preferably provides a "slave" mode wherein the drawing hardware of the rendering processor is synchronously controlled by an external processor (e.g., the host CPU or the lighter processor), so that the rendering processor single-steps through the scan-conversion process while the external hardware performs related computations (e.g., for texture mapping).
- an external processor e.g., the host CPU or the lighter processor
- the invention provides an efficiency-optimized arrangement whereby the external processor performs one set of complex, computationally intensive rendering (e.g., texture mapping) computations, while the the rendering processor utilizes the output of these computations on a continuous, pipelined basis and provides another set of computations such as those associated with frame-buffer data.
- FIG. 1 schematically illustrates a representative computational environment for the present invention
- FIG. 2 schematically illustrates the components and operation of the topology of present invention
- FIG. 3 schematically illustrates the internal components of the rendering processor of the present invention
- FIG. 4 depicts the manner in which a representative triangle may be scan- converted in "slave mode.”
- FIG. 1 illustrates a generalized hardware environment for graphic and image-rendering applications.
- the depicted computer system includes a host central-processing unit (CPU) 15, which performs operations on and interacts with a main system memory 17 and components thereof.
- System memory 17 typically includes volatile or random-access memory (RAM) for temporary storage of information, including portions of the computer's basic operating system and graphical user interface (denoted collectively by reference numeral 19).
- RAM volatile or random-access memory
- ROM read-only memory
- All components of the system communicate over a bidirectional system bus 23.
- the user ordinarily interacts with the system by means of one or more input devices 25 (e.g., a keyboard, mouse, an optical scanner that reads documents and digitizes their contents, etc.) as it runs one or more application programs 27, at least portions of which reside in system memory 17.
- input devices 25 e.g., a keyboard, mouse, an optical scanner that reads documents and digitizes their contents, etc.
- application program refers broadly to any body of functionality for processing information of interest to the user and presenting that information in a manner that involves graphics or image generation or manipulation operations, these terms being used interchangeably for simplicity of discussion.
- Output is presented on a display 30.
- the instantaneous, pixel-by-pixel appearance of display 30 is determined by the contents of a frame buffer 32, which is shown as a partition of main system memory 17 (although it may be implemented separately from memory 17).
- the system includes a number of components dedicated to graphic or image- rendering operations.
- Operating system 19 includes a graphics subsystem 35 that executes basic pre-rendering functions, such as decomposing an input image (defined as geometric objects) into graphics primitives such as image points, lines and polygons (defined in terms of their vertices) and interpretation of encoded graphics instructions (e.g., PostScriptTM commands); this functionality can also be shared with applications 27.
- a typical low-end system will also include software modules, representatively denoted at reference numeral 37, that implement more advanced image-generation functions.
- Software 37 ordinarily includes a raster- image processor (RIP) that performs scan conversion of primitives generated by graphics system 35 into actual pixel values and addresses, and a module for assigning pixel attributes such as color, transparency (so that overlapping objects properly occlude one another) and object connectivity; and may also include a module that performs geometric transformation of rendered objects as the user alters their orientation; modules for prefiltering and/or postfiltering; and modules for lighting computations and texture mapping.
- Software modules 17 can represent discrete, independently executable software entities, or functionality associated with applications 27, or some combination thereof. Ordinarily, modules 17 interact with a series of memory buffers 39 to implement functions such as double buffering, texture mapping, etc. All of the processing operations noted above are well- characterized in the art, and software implementing them is readily available. Some limited pixel hardware (e.g., VGA) is usually employed in current low-end systems.
- VGA raster- image processor
- the CPU-Memory bus 110 retains many of the functions of system bus 23, coupling CPU 15 to system memory 17.
- I O bus 112 couples CPU 15 to a dedicated rendering processor, the functions of which will be described in detail below, mass storage devices 21 and input devices 25.
- I/O bus 112 may also couple CPU 15 and rendering processor 115 to an optional lighter/geometry processor 117, which performs the mathematical operations associated with geometric transformations, lighting and, if desired, clipping; integrated circuits implementing the functions of processor 117 are well- characterized in the art, and are typically highly pipelined VLIW chips or digital signal processor (“DSP”) chips configured for floating-point operations.
- DSP digital signal processor
- I/O bus 112 may couple CPU 15 and rendering processor 115 to a texture processor 119, which carries out texturing operations. If processors 117 and/or 119 are omitted, their functions are performed by rendering processor 115, by CPU 15 in accordance with instructions stored in memory 17, or some combination thereof.
- Frame buffer 32 although still implemented in RAM, has been withdrawn from the components of system memory 17 addressable by CPU 15; its contents are determined and manipulated solely by or through rendering processor 115. Once again, the discernible features presented on display 30 reflect the instantaneous contents of frame buffer 30.
- texture processor 119 and its relationship to rendering processor 115 are best understood in the context of texture mapping. As indicated earlier, this operation is used to add visual detail to bounded graphic surface areas.
- the visual detail originates with one or more user-selected "texture maps," which are typically planar images residing in a buffer 39 (or in frame buffer 32); image generation and manipulation systems usually provide a plurality of selectable texture maps and allow the user to add more, any of which can be downloaded to a buffer 39 from a mass storage device 21 upon user selection.
- processors 117, 119 can be incorporated in series connection with processor 115, or the functions of processors 117, 119 can be combined.
- the pixels, or "texels" of a texture map are commonly defined as a u by ⁇ array, with each texel identified by a u, ⁇ coordinate.
- a graphic surface representing a three-dimensional object i.e., the projection of the object onto a plane normal to the viewer's line of sight
- the texels are first mapped onto the object's three-dimensional surface as defined mathematically; then this surface is projected onto the output screen to form a primitive or image defined in x,y coordinates.
- a single pixel on the output screen (i.e., in frame buffer 32) to which the texture map is applied may be derived from a plurality of texels, necessitating weighting and summing among texels.
- the number of texels corresponding to a particular pixel depends on the geometric relationship between the texture map and the three- dimensional object surface. In extreme cases, such as where a texture is mapped onto an oblique, receding ground plane, the process can become quite inefficient as extremely large numbers of texels must be weighted and summed just to texture a single distant ground-plane pixel. To overcome such problems, various pref ⁇ ltering schemes have been devised.
- texture map typically involves representing the texture map as a multi-resolution data structure, and may be generated by successively bandlimiting and subsampling the original texture map to form a hierarchy of images at decreasing resolutions.
- the coarser texture maps are computationally less demanding to use since they are prefiltered, and texture processor 119 determines which texels in which texture maps to apply to a given surface point based on appropriate geometric considerations; the overall goal is to maximize processing efficiency with minimal sacrifice to final image resolution.
- an application program specifies the relative weights accorded these competing parameters.
- ip map a pyramid memory organization
- the different pyramid levels correspond to different resolutions of the original source image, and the number of levels can be extended by trilinear interpolation (blending) between levels; the final texel value is defined by u, ⁇ and d coordinates, where d corresponds to the depth of the interpolated pyramidal layer.
- the mathematic operations associated with the transformation, projection and interpolation routines may be implemented by the optional geometry processor
- Rendering processor 115 computes the final filtered texel value and draws pixels in the appropriate x,y location of frame buffer 32, applying further filtering operations as appropriate.
- rendering processor 115 has exclusive access to frame buffer 32.
- Pre-rendering operations clipping, lighting, many texture- mapping calculations and other geometric transformations
- processors 117, 119 are performed by processors 117, 119 or can be assigned, if desired, to CPU 15; for convenience of presentation, the ensuing discussion presumes the availability of processors 117, 119.
- z-values are stored in a separate "Z-buffer" (i.e., one of the buffers 39) associated with each primitive to be rendered, and rendering processor 115 determines the z-values of individual pixels in the course of scan conversion based on values, associated with the object from which the primitive is derived, that indicates its depth relative to other objects.
- the final values assigned to an x,y pixel depend on the r,g,b value of the corresponding point on the primitive, its z- value, and any associated ⁇ and F values.
- each primitive will ordinarily have at most one associated texture map or one set of mip maps.
- each pixel rendering processor 115 typically reads r,g,b values from frame buffer 32, a z value from the Z-buffer, and one or more texel values T provided by texture processor 119, then combines these into a final pixel value through interpolation and blending.
- Rendering processor 115 also typically uses interpolated "source" r, g, b, z and F values.
- a pixel input output unit (PIOU) functional block 200 provides the processor interface, allowing CPU 15 to pass data and commands to processor 115, to read and write registers, to read pixel data from frame buffer 32, and to write pixel data to frame buffer 32.
- PIOU 200 preferably includes multiple first-in first- out (FIFO) modules (collectively indicated by reference numeral 202) that facilitate slave-mode co-scanning, as described below.
- PIOU 200 communicates with a scanning engine (SSC) block 204, which performs primitive scan conversion of graphics primitives.
- SSC 204 contains a data register 206 for receiving primitives and commands correspond ng to functions to be performed on the primitives.
- Both PIOU 200 and SSC 204 communicate with a control block (APATH) 210, which controls the fetching, buffering and storing of frame-buffer data.
- APATH 200 is heavily pipelined and prefetches data about to be operated upon, buffers data after it is fetched, created or modified, and stores data for writing into frame buffer 32.
- APATH 210 contains a plurality of registers 212 including a series of command registers whose identities are associated with command functions, so that writing of values into these registers results in ordered execution of the associated function.
- APATH 210 sends raw pixel data to an interpolation (IPOL) block 215, which interpolates the color (r,g,b), ⁇ , F and z values for each drawn pixel.
- IPOL 215 passes interpolated values to a modification (PIXMOD) block 217, which performs pixel modification operations such as logic operations, alpha blending, texture filtering and blending, and plane masking in response to commands issued by IPOL 215.
- PIXMOD 217 returns processed values to aAPATH 210.
- a frame buffer interface 220 which performs the actual frame-buffer read and write operations and refreshes the frame-buffer memories.
- staple interface components as connections to an input output system (e.g., BIOS) ROM chip and related on-board devices, a display controller for generating screen timing (blank and sync) for the system, and video (e.g., NTSC capture) functionality.
- BIOS BIOS
- a display controller for generating screen timing (blank and sync) for the system
- video e.g., NTSC capture
- SSC 204 preferably recognizes a standard set of two- and three-dimensional primitives and performs various utility functions associated therewith.
- the utility functions are actuable by commands issued by CPU 15 and include passing of register contents to I/O bus 112 via FIFO 202, buffer operations, and mode settings.
- Primitive operations include bit-block transfers (“BitBlts”), which combine data from one or more screen-aligned rectangular source areas of frame buffer 32 to a screen-aligned destination area of the frame buffer; fill operations, which fill a screen-aligned polygon with a fixed color value; rectangular window clipping, using data stored in clipping boundary registers contained in SSC 204; patterning raster operations, such as tiling a pattern established by a designated series of pixels into a defined, bounded area; "stretching” and “shrinking” of defined source pixel blocks; drawing of Bresenham lines; and drawing of three-dimensional primitives including points, lines, spans, and filled areas.
- BitBlts bit-block transfers
- fill operations which fill a screen-aligned polygon with a fixed color value
- rectangular window clipping using data stored in clipping boundary registers contained in SSC 204
- patterning raster operations such as tiling a pattern established by a designated series of pixels into
- Rendering processor 115 is configured to permit synchronous control of SSC 204, -APATH 210, IPOL 215 and PIXMOD 217 by an external processor, such as CPU 15, lighter processor 117 or texture processor 119.
- rendering processor 115 is "slaved” to the timing of the controlling external processor element, single- stepping through the scan-conversion process.
- This "slave-mode co-scanning" capability is particularly useful in the context of texture-mapping operations, in that scan conversion can be keyed to performance, by texture processor 119 (or CPU 15), of the required texture-mapping computations.
- slave-mode operation derives particular benefit from self-actuating command registers.
- Slave-mode operation facilitates an optimal division of processing responsibilities among different processor elements; instead of equipping rendering processor 115 with expensive texture-processing hardware, or assigning all rendering tasks to relatively slow, high-overhead software, these tasks are dispersed in a manner that recognizes the performance characteristics of the various system components.
- CPU 15 (or processor 117 or 119) generates primitives by decomposing elements to be drawn into draw or no-draw steps;
- CPU 15, geometry processor 117 or texture processor 119 performs texture-mapping computations as well as some of the scan-conversion computations, the results of which are provided to various ones of registers 212 to cause execution of one of the supported operations (as described below).
- Rendering processor 115 transforms the primitives into pixel locations, performs pixel-by-pixel scan conversion as described above, performs any designated texture filtering and blending operations on the pixels and writes the results into frame buffer 32. These operations take place synchronously among components, so that rendering processor utilizes the results of externally performed computations as soon as possible after they are available, during which time the external components remain free to perform subsequent computations.
- the external processor element loads the required parameters and the slave-mode command representing the designated primitive.
- the external processor element then loads, for the first pixel, a series of texture command data pairs into the appropriate self-actuating registers 212; loading a word of data into these register addresses initiates the corresponding processor operations.
- the data represents a texel address or a scale factor needed for texture filtering (i.e., the fractional component of u, v or d required for mip map linear interpolation).
- Rendering processor 115 preferably executes the following slave step commands: SlaveStepPX: Step right
- DrawLineMajorStep Draw current line pixel, then take a major step
- DrawLineMinorStep Draw current line pixel, then take a minor step
- Recognized texel commands are preferably directed toward identification of texel addresses, linear interpolation among and within mip maps, and point sampling.
- Linear interpolation and point sampling operations include interpolation among mip maps (using the d factor) or selection of the nearest map, and interpolation within a map (i.e., among up to four texels that surround the u, ⁇ coordinate computed for a given pixel), or identification of the nearest texel within a selected map.
- the texel commands supported by the present invention preferably fall into four categories: NEAREST operations that identify the nearest texel in a single map; LINEAR operations that interpolate between the nearest texels of a single map; NEAREST_MIPMAP_NEAREST point-sampling operations that identify the nearest mip map (using the d value) and the nearest texel therein; LINEAR_MIPMAP_NEAREST operations that perform linear interpolation among four texels within the nearest mip map; NEAREST_MIPMAP_LINEAR operations that select the nearest texels from two surrounding maps and linearly interpolate between them; and LINEAR_MEPMAP_LINEAR commands that interpolate among mip maps and texels.
- TexCommandO Acc3 Fetch_Texel(Input Data) TexCommandl
- TexCommandl4 load df TexCommandl 5 load uf
- TMP, Accl, Acc2 and Acc3 are temporary registers
- uf, vf and df are registers that are loaded with the fractional values of u, ⁇ and d values in TexCommands 2-7, 14 and 15
- Fetch_Texel(Input Data) refers to color data (e.g., r, g, b and ⁇ ) associated with a fetched texel.
- An operation is performed by loading data into the register or series of registers individually or collectively corresponding to the operation.
- the operations and their associate command registers are as follows: TexCommandO Texel address 1
- FIG. 4 depicts the manner in which rendering processor 115 scan-converts a three-dimensional, textured triangle in slave mode.
- the external processor element i.e., CPU 15, processor 117 and/or processor 119 — performs the following steps:
- rendering processor 115 The overall sequence of operation executed by rendering processor 115 is as follows:
- Compute pixel addresses fetch destination pixel (if one already exists and must be combined in some fashion with the pixel to be computed) and z (if Z- buffering is employed), combine destination pixel (and z) with filtered texel (and interpolated z) resulting from step 2, and write the modified destination pixel to frame buffer 32 (or other destination pixmap).
- Additional image generation and manipulation functionality can also be incorporated into rendering processor 115.
- modules capable of filtering operations such as antialiasing and dithering, alpha operations such as alpha blending and thresholding, Z-buffering, fog computations, clipping, double- buffering, and texel-to-pixel format conversions (e.g., conversion of 32-bit texels to 16-bit r,g,b pixel format).
- Suitable firmware, logic and register organizations for performing these functions are well-characterized in the digital-rendering art, enabling straightforward construction of appropriate functional blocks for inclusion in processor 115. These blocks are integrated in a pipelined fashion with IPOL 215 and PIXMOD 217 such that slave-mode scanning results in synchronous provision of pixel data that is processed sequentially through the various functional blocks.
- the grid 300 represents a portion of frame buffer 115.
- the illustrated triangle is a primitive recognized by CPU 15, and which must be scan- converted by rendering processor 115 into a series of turned-on, properly valued pixels in frame buffer 32.
- CPU 15 initializes rendering processor 115, scans the illustrated triangle, communicating to processor 115 the coordinate locations of the segments (X0,Y0),(X1,Y1); (X1,Y1),(X2,Y2); and (X2,Y2),(X0,Y0).
- CPU 15 also gives step commands and texel commands to processor 115.
- Processor 115 performs rendering (i.e., writing of pixel values into frame buffer 32), stepping through the pixel locations in grid 300 that are intercepted by segments of or fall within the primitive according to the step commands discussed above. Ordinarily, this is accomplished by stepping the in the + or - X direction or the + Y direction in accordance, for example, with a Pinada scanning algorithm (see, e.g., ACM SIGGRAPH Proc - Comp. Graphics, vol. 22, No. 4 [Aug. 1988] at 17-20). Other scanning algorithms, such as scan-line-based approaches, can also be used to advantage.
- the triangle is scan-converted and filled as shown in FIG. 4; relevant pixel locations are denoted by numerals preceded by the letter P.
- the pixel holding the topmost coordinate (P0) is the first pixel scanned; the next pixel is the one to the right of P0.
- the process jumps back to the pixel to the left of P0 and proceeds until the leftmost edge of the triangle is scanned.
- the scanning process steps down to the next scan line.
- the current state of the registers is sequentially saved to allow returning. For example, when the scanning process steps down, the values at the first pixel scanned in the new scan line are saved to enable return to the pixel left of the first pixel after scanning to the right has been completed for that line.
- Rendering processor 115 draws pixels only in response to slave commands that include the word “Draw,” saves its state only in response to slave commands that include the word “Save,” and returns only if the command includes the word “Return.”
- Processor 115 steps in the positive X direction (i.e., to the right in FIG. 4) in response to commands that include "Step PX,” steps in the negative X direction in response to commands that include “Step NX,” and steps in the positive Y direction in response to commands that include “Step PY.”
- rendering processor 115 determines the extent to which an intercepted pixel lies within the segments defining the primitive. Ordinarily, a pixel is actually drawn only if it lies mostly within the primitive bounds; however, if antialiasing or another filter operation is applied, the pixel may be drawn (or drawn with partial coverage) as dictated by the filter.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69602728T DE69602728T2 (en) | 1995-03-06 | 1996-03-01 | DEVICE FOR IMAGE MANIPULATION AND GENERATION |
JP8526962A JPH11505644A (en) | 1995-03-06 | 1996-03-01 | Image generation and operation equipment |
EP96907164A EP0813721B1 (en) | 1995-03-06 | 1996-03-01 | Hardware architecture for image generation and manipulation |
KR1019970706211A KR100421623B1 (en) | 1995-03-06 | 1996-03-01 | Hardware architecture for image generation and manipulation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/413,983 | 1995-03-06 | ||
US08/413,983 US5649173A (en) | 1995-03-06 | 1995-03-06 | Hardware architecture for image generation and manipulation |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996027857A1 true WO1996027857A1 (en) | 1996-09-12 |
Family
ID=23639466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/002830 WO1996027857A1 (en) | 1995-03-06 | 1996-03-01 | Hardware architecture for image generation and manipulation |
Country Status (6)
Country | Link |
---|---|
US (2) | US5649173A (en) |
EP (1) | EP0813721B1 (en) |
JP (1) | JPH11505644A (en) |
KR (1) | KR100421623B1 (en) |
DE (1) | DE69602728T2 (en) |
WO (1) | WO1996027857A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19915308A1 (en) * | 1999-04-03 | 2000-10-12 | Daimler Chrysler Ag | Two-dimensional display of objects on screen by interpolating among pixel values determined for corner points of polygonal surface elements |
WO2006049384A1 (en) * | 2004-11-08 | 2006-05-11 | Electronics And Telecommunications Research Institute | Apparatus and method for producting multi-view contents |
Families Citing this family (78)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07281652A (en) * | 1994-04-07 | 1995-10-27 | Sony Corp | Image processor |
US5649173A (en) * | 1995-03-06 | 1997-07-15 | Seiko Epson Corporation | Hardware architecture for image generation and manipulation |
US5903281A (en) * | 1996-03-07 | 1999-05-11 | Powertv, Inc. | List controlled video operations |
US5831638A (en) * | 1996-03-08 | 1998-11-03 | International Business Machines Corporation | Graphics display system and method for providing internally timed time-varying properties of display attributes |
US6285373B1 (en) * | 1996-03-29 | 2001-09-04 | 3Dlabs Inc. Ltd. | Method and apparatus for texture transmission and storage |
US5793386A (en) * | 1996-06-28 | 1998-08-11 | S3 Incorporated | Register set reordering for a graphics processor based upon the type of primitive to be rendered |
US5828382A (en) * | 1996-08-02 | 1998-10-27 | Cirrus Logic, Inc. | Apparatus for dynamic XY tiled texture caching |
US6088062A (en) * | 1996-10-29 | 2000-07-11 | Sony Corporation | Picture signal processing apparatus |
US5889994A (en) * | 1997-03-27 | 1999-03-30 | Hewlett-Packard, Co. | Method for cataloging graphics primitives by rendering state |
US5956047A (en) * | 1997-04-30 | 1999-09-21 | Hewlett-Packard Co. | ROM-based control units in a geometry accelerator for a computer graphics system |
US6184902B1 (en) | 1997-04-30 | 2001-02-06 | Hewlett-Packard Company | Centralized branch intelligence system and method for a geometry accelerator |
US5995121A (en) * | 1997-10-16 | 1999-11-30 | Hewlett-Packard Company | Multiple graphics pipeline integration with a windowing system through the use of a high speed interconnect to the frame buffer |
US6333743B1 (en) * | 1997-10-23 | 2001-12-25 | Silicon Graphics, Inc. | Method and apparatus for providing image and graphics processing using a graphics rendering engine |
US6088701A (en) * | 1997-11-14 | 2000-07-11 | 3Dfx Interactive, Incorporated | Command data transport to a graphics processing device from a CPU performing write reordering operations |
US6191793B1 (en) | 1998-04-01 | 2001-02-20 | Real 3D, Inc. | Method and apparatus for texture level of detail dithering |
US6201546B1 (en) | 1998-05-29 | 2001-03-13 | Point Cloud, Inc. | Systems and methods for generating three dimensional, textured models |
US6163320A (en) * | 1998-05-29 | 2000-12-19 | Silicon Graphics, Inc. | Method and apparatus for radiometrically accurate texture-based lightpoint rendering technique |
US6230177B1 (en) | 1998-06-12 | 2001-05-08 | Silicon Graphics, Inc. | Method and apparatus for performing fast fourier transforms |
DE19835215C2 (en) * | 1998-08-05 | 2000-07-27 | Mannesmann Vdo Ag | Combination instrument |
US6700588B1 (en) | 1998-11-09 | 2004-03-02 | Broadcom Corporation | Apparatus and method for blending graphics and video surfaces |
US7982740B2 (en) | 1998-11-09 | 2011-07-19 | Broadcom Corporation | Low resolution graphics mode support using window descriptors |
US6768774B1 (en) | 1998-11-09 | 2004-07-27 | Broadcom Corporation | Video and graphics system with video scaling |
US6853385B1 (en) | 1999-11-09 | 2005-02-08 | Broadcom Corporation | Video, audio and graphics decode, composite and display system |
US6661422B1 (en) * | 1998-11-09 | 2003-12-09 | Broadcom Corporation | Video and graphics system with MPEG specific data transfer commands |
US6573905B1 (en) | 1999-11-09 | 2003-06-03 | Broadcom Corporation | Video and graphics system with parallel processing of graphics windows |
US6977649B1 (en) | 1998-11-23 | 2005-12-20 | 3Dlabs, Inc. Ltd | 3D graphics rendering with selective read suspend |
US6222550B1 (en) | 1998-12-17 | 2001-04-24 | Neomagic Corp. | Multiple triangle pixel-pipelines with span-range pixel interlock for processing separate non-overlapping triangles for superscalar 3D graphics engine |
US6373482B1 (en) | 1998-12-23 | 2002-04-16 | Microsoft Corporation | Method, system, and computer program product for modified blending between clip-map tiles |
US7721948B1 (en) * | 1999-05-25 | 2010-05-25 | Silverbrook Research Pty Ltd | Method and system for online payments |
US6747681B1 (en) * | 1999-08-05 | 2004-06-08 | International Business Machines Corporation | Computer controlled interactive display with dual cursor image storage for a smooth transition during cursor image change |
US6621918B1 (en) | 1999-11-05 | 2003-09-16 | H Innovation, Inc. | Teleradiology systems for rendering and visualizing remotely-located volume data sets |
US6549201B1 (en) * | 1999-11-23 | 2003-04-15 | Center For Advanced Science And Technology Incubation, Ltd. | Method for constructing a 3D polygonal surface from a 2D silhouette by using computer, apparatus thereof and storage medium |
JP3350655B2 (en) * | 2000-01-25 | 2002-11-25 | 株式会社ナムコ | Game system and information storage medium |
EP1136974A1 (en) * | 2000-03-22 | 2001-09-26 | Deutsche Thomson-Brandt Gmbh | Method for processing video data for a display device |
JP2002102532A (en) * | 2000-06-06 | 2002-04-09 | Sony Computer Entertainment Inc | Information processing system and method, computer program, storage medium and semiconductor device |
US7184059B1 (en) * | 2000-08-23 | 2007-02-27 | Nintendo Co., Ltd. | Graphics system with copy out conversions between embedded frame buffer and main memory |
US6763150B1 (en) * | 2000-08-29 | 2004-07-13 | Freescale Semiconductor, Inc. | Image processing system with multiple processing units |
US7079133B2 (en) * | 2000-11-16 | 2006-07-18 | S3 Graphics Co., Ltd. | Superscalar 3D graphics engine |
JP3548521B2 (en) | 2000-12-05 | 2004-07-28 | Necマイクロシステム株式会社 | Translucent image processing apparatus and method |
US7039723B2 (en) * | 2001-08-31 | 2006-05-02 | Hinnovation, Inc. | On-line image processing and communication system |
US20030086595A1 (en) * | 2001-11-07 | 2003-05-08 | Hui Hu | Display parameter-dependent pre-transmission processing of image data |
US7849301B2 (en) * | 2001-12-12 | 2010-12-07 | Intel Corporation | Providing a user input interface prior to initiation of an operating system |
US7199793B2 (en) | 2002-05-21 | 2007-04-03 | Mok3, Inc. | Image-based modeling and photo editing |
US20040196282A1 (en) * | 2003-02-14 | 2004-10-07 | Oh Byong Mok | Modeling and editing image panoramas |
JP4056918B2 (en) * | 2003-04-03 | 2008-03-05 | ジーイー・メディカル・システムズ・グローバル・テクノロジー・カンパニー・エルエルシー | Image generation program generation method, image generation program provision device, and image generation program provision system |
US7327374B2 (en) * | 2003-04-30 | 2008-02-05 | Byong Mok Oh | Structure-preserving clone brush |
US7075539B1 (en) * | 2003-05-30 | 2006-07-11 | Nvidia Corporation | Apparatus and method for processing dual format floating-point data in a graphics processing system |
US8063916B2 (en) | 2003-10-22 | 2011-11-22 | Broadcom Corporation | Graphics layer reduction for video composition |
US8427490B1 (en) | 2004-05-14 | 2013-04-23 | Nvidia Corporation | Validating a graphics pipeline using pre-determined schedules |
US20060012602A1 (en) * | 2004-07-15 | 2006-01-19 | George Lyons | System and method for efficiently performing automatic partial transfers of image data |
US8624906B2 (en) * | 2004-09-29 | 2014-01-07 | Nvidia Corporation | Method and system for non stalling pipeline instruction fetching from memory |
US8738891B1 (en) | 2004-11-15 | 2014-05-27 | Nvidia Corporation | Methods and systems for command acceleration in a video processor via translation of scalar instructions into vector instructions |
US7657837B2 (en) * | 2005-04-06 | 2010-02-02 | Ericom Software Ltd. | Seamless windows functionality to remote desktop sessions regarding z-order |
US7512265B1 (en) | 2005-07-11 | 2009-03-31 | Adobe Systems Incorporated | Merge and removal in a planar map of a raster image |
US7515745B1 (en) * | 2005-07-11 | 2009-04-07 | Adobe Systems Incorporated | Planar map to process a raster image |
US9092170B1 (en) | 2005-10-18 | 2015-07-28 | Nvidia Corporation | Method and system for implementing fragment operation processing across a graphics bus interconnect |
JP2007286082A (en) * | 2006-04-12 | 2007-11-01 | Sony Computer Entertainment Inc | Drawing processor |
DE102006025096B4 (en) * | 2006-05-23 | 2012-03-29 | Seereal Technologies S.A. | Method and device for rendering and generating computer-generated video holograms |
US8683126B2 (en) * | 2007-07-30 | 2014-03-25 | Nvidia Corporation | Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory |
US8698819B1 (en) | 2007-08-15 | 2014-04-15 | Nvidia Corporation | Software assisted shader merging |
US8411096B1 (en) | 2007-08-15 | 2013-04-02 | Nvidia Corporation | Shader program instruction fetch |
US8659601B1 (en) | 2007-08-15 | 2014-02-25 | Nvidia Corporation | Program sequencer for generating indeterminant length shader programs for a graphics processor |
US9024957B1 (en) | 2007-08-15 | 2015-05-05 | Nvidia Corporation | Address independent shader program loading |
US8884981B2 (en) * | 2007-09-04 | 2014-11-11 | Apple Inc. | Dynamically reconfigurable graphics layer system and method |
US8780123B2 (en) * | 2007-12-17 | 2014-07-15 | Nvidia Corporation | Interrupt handling techniques in the rasterizer of a GPU |
US9064333B2 (en) | 2007-12-17 | 2015-06-23 | Nvidia Corporation | Interrupt handling techniques in the rasterizer of a GPU |
US9336752B1 (en) | 2007-12-21 | 2016-05-10 | Oracle America, Inc. | Microprocessor including a display interface in the microprocessor |
US8890876B1 (en) | 2007-12-21 | 2014-11-18 | Oracle America, Inc. | Microprocessor including a display interface in the microprocessor |
US8681861B2 (en) * | 2008-05-01 | 2014-03-25 | Nvidia Corporation | Multistandard hardware video encoder |
US8923385B2 (en) * | 2008-05-01 | 2014-12-30 | Nvidia Corporation | Rewind-enabled hardware encoder |
US8489851B2 (en) * | 2008-12-11 | 2013-07-16 | Nvidia Corporation | Processing of read requests in a memory controller using pre-fetch mechanism |
JP4776705B2 (en) * | 2009-03-06 | 2011-09-21 | 株式会社東芝 | Image processing apparatus and method |
JP5419822B2 (en) * | 2010-07-23 | 2014-02-19 | 株式会社ソニー・コンピュータエンタテインメント | Image processing apparatus, image display apparatus, image processing method, and data structure of image file |
WO2012026640A1 (en) * | 2010-08-27 | 2012-03-01 | 주식회사 실리콘아츠 | Method for selecting mip-map level and system for texture mapping using same |
CA2955444C (en) * | 2014-08-20 | 2019-05-28 | Landmark Graphics Corporation | Optimizing computer hardware resource utilization when processing variable precision data |
US10282806B2 (en) * | 2016-04-20 | 2019-05-07 | Mediatek, Inc. | Graphics Accelerator |
US10628907B2 (en) * | 2017-04-01 | 2020-04-21 | Intel Corporation | Multi-resolution smoothing |
KR102549503B1 (en) | 2017-12-20 | 2023-06-30 | 삼성전자주식회사 | Display driver integrated circuit for synchronizing the ouput timing of images in low power mode |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0447145A2 (en) * | 1990-03-12 | 1991-09-18 | Hewlett-Packard Company | User scheduled direct memory access using virtual addresses |
US5155822A (en) * | 1987-08-13 | 1992-10-13 | Digital Equipment Corporation | High performance graphics workstation |
US5230039A (en) * | 1991-02-19 | 1993-07-20 | Silicon Graphics, Inc. | Texture range controls for improved texture mapping |
US5287438A (en) * | 1989-11-17 | 1994-02-15 | Digital Equipment Corporation | System and method for drawing antialiased polygons |
EP0590765A2 (en) * | 1992-09-30 | 1994-04-06 | Sun Microsystems, Inc. | Method and apparatus for the rendering of trimmed nurb surfaces |
EP0590968A2 (en) * | 1992-10-01 | 1994-04-06 | Hudson Soft Co., Ltd. | Image processing system |
WO1994010642A1 (en) * | 1992-11-02 | 1994-05-11 | The 3Do Company | Method for controlling a spryte rendering processor |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1141468A (en) * | 1979-06-15 | 1983-02-15 | Martin J.P. Bolton | Visual display apparatus |
JPS58139241A (en) * | 1982-02-10 | 1983-08-18 | Toshiba Corp | Picture memory access system |
IL72685A (en) * | 1983-08-30 | 1988-08-31 | Gen Electric | Advanced video object generator |
US4586038A (en) * | 1983-12-12 | 1986-04-29 | General Electric Company | True-perspective texture/shading processor |
US4729098A (en) * | 1985-06-05 | 1988-03-01 | General Electric Company | System and method employing nonlinear interpolation for the display of surface structures contained within the interior region of a solid body |
US4888713B1 (en) * | 1986-09-05 | 1993-10-12 | Cdi Technologies, Inc. | Surface detail mapping system |
US4905164A (en) * | 1986-12-19 | 1990-02-27 | General Electric Company | Method for modulating color for effecting color cell texture |
US4879668A (en) * | 1986-12-19 | 1989-11-07 | General Electric Company | Method of displaying internal surfaces of three-dimensional medical images |
US5191642A (en) * | 1987-04-09 | 1993-03-02 | General Electric Company | Method for efficiently allocating computer resource for real time image generation |
US5361386A (en) * | 1987-12-04 | 1994-11-01 | Evans & Sutherland Computer Corp. | System for polygon interpolation using instantaneous values in a variable |
US5097427A (en) * | 1988-07-06 | 1992-03-17 | Hewlett-Packard Company | Texture mapping for computer graphics display controller system |
US5175806A (en) * | 1989-03-28 | 1992-12-29 | Computer Design, Inc. | Method and apparatus for fast surface detail application to an image |
US5367615A (en) * | 1989-07-10 | 1994-11-22 | General Electric Company | Spatial augmentation of vertices and continuous level of detail transition for smoothly varying terrain polygon density |
JP3024145B2 (en) * | 1989-07-12 | 2000-03-21 | 株式会社日立製作所 | Texture mapping method |
JPH0371277A (en) * | 1989-08-10 | 1991-03-27 | Daikin Ind Ltd | Method and device for plotting surface model |
US5369744A (en) * | 1989-10-16 | 1994-11-29 | Hitachi, Ltd. | Address-translatable graphic processor, data processor and drawing method with employment of the same |
US5222204A (en) * | 1990-03-14 | 1993-06-22 | Hewlett-Packard Company | Pixel interpolation in perspective space |
US5224208A (en) * | 1990-03-16 | 1993-06-29 | Hewlett-Packard Company | Gradient calculation for texture mapping |
US5222205A (en) * | 1990-03-16 | 1993-06-22 | Hewlett-Packard Company | Method for generating addresses to textured graphics primitives stored in rip maps |
US5012163A (en) * | 1990-03-16 | 1991-04-30 | Hewlett-Packard Co. | Method and apparatus for gamma correcting pixel value data in a computer graphics system |
US5179638A (en) * | 1990-04-26 | 1993-01-12 | Honeywell Inc. | Method and apparatus for generating a texture mapped perspective view |
US5146557A (en) * | 1990-07-27 | 1992-09-08 | General Electric Company | User interface for a golf green and a golf putt modelling system |
US5293480A (en) * | 1990-08-06 | 1994-03-08 | At&T Bell Laboratories | High resolution graphics system architecture |
US5333245A (en) * | 1990-09-07 | 1994-07-26 | Modacad, Inc. | Method and apparatus for mapping surface texture |
US5307450A (en) * | 1991-02-19 | 1994-04-26 | Silicon Graphics, Inc. | Z-subdivision for improved texture mapping |
US5278949A (en) * | 1991-03-12 | 1994-01-11 | Hewlett-Packard Company | Polygon renderer which determines the coordinates of polygon edges to sub-pixel resolution in the X,Y and Z coordinates directions |
US5187754A (en) * | 1991-04-30 | 1993-02-16 | General Electric Company | Forming, with the aid of an overview image, a composite image from a mosaic of images |
JP2959249B2 (en) * | 1991-11-15 | 1999-10-06 | ソニー株式会社 | Video effect device |
US5345541A (en) * | 1991-12-20 | 1994-09-06 | Apple Computer, Inc. | Method and apparatus for approximating a value between two endpoint values in a three-dimensional image rendering device |
US5274760A (en) * | 1991-12-24 | 1993-12-28 | International Business Machines Corporation | Extendable multiple image-buffer for graphics systems |
US5299309A (en) * | 1992-01-02 | 1994-03-29 | Industrial Technology Research Institute | Fast graphics control system capable of simultaneously storing and executing graphics commands |
US5649173A (en) * | 1995-03-06 | 1997-07-15 | Seiko Epson Corporation | Hardware architecture for image generation and manipulation |
-
1995
- 1995-03-06 US US08/413,983 patent/US5649173A/en not_active Expired - Lifetime
-
1996
- 1996-03-01 DE DE69602728T patent/DE69602728T2/en not_active Expired - Lifetime
- 1996-03-01 JP JP8526962A patent/JPH11505644A/en active Pending
- 1996-03-01 KR KR1019970706211A patent/KR100421623B1/en not_active IP Right Cessation
- 1996-03-01 WO PCT/US1996/002830 patent/WO1996027857A1/en active IP Right Grant
- 1996-03-01 EP EP96907164A patent/EP0813721B1/en not_active Expired - Lifetime
-
1997
- 1997-03-26 US US08/824,421 patent/US5790134A/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5155822A (en) * | 1987-08-13 | 1992-10-13 | Digital Equipment Corporation | High performance graphics workstation |
US5287438A (en) * | 1989-11-17 | 1994-02-15 | Digital Equipment Corporation | System and method for drawing antialiased polygons |
EP0447145A2 (en) * | 1990-03-12 | 1991-09-18 | Hewlett-Packard Company | User scheduled direct memory access using virtual addresses |
US5230039A (en) * | 1991-02-19 | 1993-07-20 | Silicon Graphics, Inc. | Texture range controls for improved texture mapping |
EP0590765A2 (en) * | 1992-09-30 | 1994-04-06 | Sun Microsystems, Inc. | Method and apparatus for the rendering of trimmed nurb surfaces |
EP0590968A2 (en) * | 1992-10-01 | 1994-04-06 | Hudson Soft Co., Ltd. | Image processing system |
WO1994010642A1 (en) * | 1992-11-02 | 1994-05-11 | The 3Do Company | Method for controlling a spryte rendering processor |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19915308A1 (en) * | 1999-04-03 | 2000-10-12 | Daimler Chrysler Ag | Two-dimensional display of objects on screen by interpolating among pixel values determined for corner points of polygonal surface elements |
US6731281B1 (en) | 1999-04-03 | 2004-05-04 | Avanion Gmbh | Method for two-dimensional pixel representation of objects on a display device |
WO2006049384A1 (en) * | 2004-11-08 | 2006-05-11 | Electronics And Telecommunications Research Institute | Apparatus and method for producting multi-view contents |
Also Published As
Publication number | Publication date |
---|---|
DE69602728T2 (en) | 1999-09-30 |
US5649173A (en) | 1997-07-15 |
EP0813721B1 (en) | 1999-06-02 |
EP0813721A1 (en) | 1997-12-29 |
JPH11505644A (en) | 1999-05-21 |
KR100421623B1 (en) | 2004-07-16 |
KR19980702804A (en) | 1998-08-05 |
DE69602728D1 (en) | 1999-07-08 |
US5790134A (en) | 1998-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5649173A (en) | Hardware architecture for image generation and manipulation | |
US6392655B1 (en) | Fine grain multi-pass for multiple texture rendering | |
US6816161B2 (en) | Vertex assembly buffer and primitive launch buffer | |
US20030184551A1 (en) | Area pattern processing of pixels | |
US7310103B2 (en) | Pipelined 2D viewport clip circuit | |
US6975317B2 (en) | Method for reduction of possible renderable graphics primitive shapes for rasterization | |
WO2001069538A2 (en) | Graphics system configured to implement fogging based on radial distances | |
US20030160793A1 (en) | Synchronizing data streams in a graphics processor | |
US6867778B2 (en) | End point value correction when traversing an edge using a quantized slope value | |
US6943791B2 (en) | Z-slope test to optimize sample throughput | |
US7145570B2 (en) | Magnified texture-mapped pixel performance in a single-pixel pipeline | |
US6963342B2 (en) | Arbitration scheme for efficient parallel processing | |
US6900803B2 (en) | Method for rasterizing graphics for optimal tiling performance | |
US6885375B2 (en) | Stalling pipelines in large designs | |
US6819320B2 (en) | Reading or writing a non-super sampled image into a super sampled buffer | |
US6927775B2 (en) | Parallel box filtering through reuse of existing circular filter | |
US6895458B2 (en) | Opcode to turn around a bi-directional bus | |
US6847372B2 (en) | Magnified texture-mapped pixel performance in a single-pixel pipeline | |
US6847368B2 (en) | Graphics system with a buddy / quad mode for faster writes | |
US6831645B2 (en) | System and method for performing font operations when background color is transparent | |
US20030169255A1 (en) | Two-sided lighting in a single pass | |
EP1306811A1 (en) | Triangle identification buffer | |
US7825935B1 (en) | System, method and computer program product for using textures as instructions for graphics processing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1996907164 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1996 526962 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019970706211 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1996907164 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019970706211 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1996907164 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019970706211 Country of ref document: KR |