WO1997004397A1 - Serial control and data interconnect system using a crossbar switch and a multipoint topology - Google Patents
Serial control and data interconnect system using a crossbar switch and a multipoint topology Download PDFInfo
- Publication number
- WO1997004397A1 WO1997004397A1 PCT/US1996/011946 US9611946W WO9704397A1 WO 1997004397 A1 WO1997004397 A1 WO 1997004397A1 US 9611946 W US9611946 W US 9611946W WO 9704397 A1 WO9704397 A1 WO 9704397A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- input
- control module
- couple
- output module
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
- G06F15/17375—One dimensional, e.g. linear array, ring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/4608—LAN interconnection over ATM networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0896—Bandwidth or capacity management, i.e. automatically increasing or decreasing capacities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/11—Identifying congestion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/18—End to end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
- H04L47/266—Stopping or restarting the source, e.g. X-on or X-off
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/29—Flow control; Congestion control using a combination of thresholds
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/621—Individual queue per connection or flow, e.g. per VC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/106—ATM switching elements using space switching, e.g. crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/107—ATM switching elements using shared medium
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/153—ATM switching fabrics having parallel switch planes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1576—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
- H04L49/203—ATM switching fabrics with multicast or broadcast capabilities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
- H04L49/255—Control mechanisms for ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/256—Routing or path finding in ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
- H04L49/309—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/45—Arrangements for providing or supporting expansion
- H04L49/455—Provisions for supporting expansion in ATM switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/555—Error detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W28/00—Network traffic management; Network resource management
- H04W28/02—Traffic management, e.g. flow control or congestion control
- H04W28/10—Flow control between communication endpoints
- H04W28/14—Flow control between communication endpoints using intermediate storage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
- H04L2012/5616—Terminal equipment, e.g. codecs, synch.
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5625—Operations, administration and maintenance [OAM]
- H04L2012/5627—Fault tolerance and recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5628—Testing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5634—In-call negotiation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5635—Backpressure, e.g. for ABR
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5642—Multicast/broadcast/point-multipoint, e.g. VOD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5643—Concast/multipoint-to-point
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
- H04L2012/5648—Packet discarding, e.g. EPD, PTD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5649—Cell delay or jitter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5651—Priority, marking, classes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5679—Arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5682—Threshold; Watermark
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5683—Buffer or queue management for avoiding head of line blocking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5685—Addressing issues
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
Definitions
- This invention relates generally to communication systems, and more specifically to a serial control and data 0 interconnect.
- a communication system includes a collection of components that communicate, manipulate, and process information in a variety of ways.
- the system may support different access technologies, such as frame relay, circuit services, and new and evolving connection-based or connectionless services, that communicate information, such as data, voice, and video.
- Switches in the communication system employ hardware and software to route information generated by access technologies to an intended destination. In an integrated services network, switches may route information among access technologies in a unified manner.
- switches in a communication system must be scalable and adaptable to the particular needs of the users.
- switches should support existing access technologies, and provide a flexible framework for new and evolving services.
- Existing switches in an integrated services environment suffer from several disadvantages. Switches fail to be modular and scalable to adapt, for example, to the needs and resources of a small private network serving hundreds of users, as well as a larger public network serving tens of thousands of users. Often, switches only support one or a few number of access technologies and offer limited expansion capabilities. Also, as integrated services networks get larger and more complex, existing switches may fail to provide adequate redundancy and fault isolation.
- a communication device routes information generated by a variety of access technologies, and includes serial control and data interconnects among its modules to provide modularity, scalability, redundancy, and improved fault isolation.
- a communication device includes a switch control module having a switch fabric and a number of input/output modules having cell flow processors. Control interconnects couple cell flow processors of the input/output modules to the switch fabric of the switch control module. Data interconnects couple cell flow processors of the input/output modules to the switch fabric of the switch control module.
- a communication device includes a switch control module coupled to a number of input/output modules using control and data interconnects that operate in a serial fashion to reduce connection complexity and size.
- each input/output module is coupled to a switch control module using a dedicated seven-line serial control interconnect and a dedicated four-line serial data interconnect.
- This connectivity scheme avoids the complexity, inefficiency, and increased cost of a common or shared bus architecture, while supporting additional input/output modules.
- a redundant switch control module can also couple to the input/output modules for increased reliability.
- the serial control and data interconnects improve fault isolation through parity checking.
- FIGURE 1 illustrates a communication device
- FIGURE 2 illustrates the connectivity scheme among components of the communication device
- FIGURE 3 illustrates in more detail a control interconnect between components in the communication device
- FIGURE 4 illustrates in more detail a data interconnect between components in the communication device; and FIGURE illustrates timing diagram for communications using the data interconnect,
- FIGURE 1 illustrates a communication device 10 that includes a plurality of input/output modules (IOMs) 12 coupled to a switch control module (SCM) 14.
- IOMs input/output modules
- SCM switch control module
- a redundant SCM 16 is also coupled to IOMs 12.
- IOMs 12 receive information, such as voice, video, and data, using a variety of access technologies. This information is passed to SCM 14 and routed through a selected IOM 12 to an intended destination.
- Each IOM 12 includes zero or more line interfaces 20 and a cell flow processor 22 having a to-switch port processor (TSPP) 24 and a from-switch port processor (FSPP) 26.
- line interface 20 includes a connectivity engine, network interworking, and physical interface to receive data from and provide data to a variety of access technologies.
- line interface 20 may support asynchronous transfer mode (ATM) cell relay (OC-12, OC-3c, 155 Mbps UTP), frame relay (Tl, El, T3, E3, V.35), circuit emulation (Tl, El, T3, E3) , internetworking using Ethernet, Fast Ethernet, Internet Protocol (IP) , or IP over ATM, or any other communications protocol or access technology.
- ATM synchronous transfer mode
- IP Internet Protocol
- Communication device 10 contemplates line interface 20 that supports any suitable communication technique, whether connection-based or connectionless.
- line interface 20 may vary between IOMs 12 to provide modular support for different access technologies.
- communication device 10 may include an IOM 12 to support ATM, another IOM 12 to support frame relay, still another IOM 12 to support an internetworking function with an Ethernet local area network (LAN) , and any other suitable IOM 12.
- Communication device 10 contemplates any number and arrangement of IOMs 12 to support different access technologies.
- Line interface 20 may include one or more components in hardware or software and, in a particular example, includes one or more application specific integrated circuits (ASICs) .
- ASICs application specific integrated circuits
- Cell flow processor 22 provides an interface between line interface 20 and SCM 14. Unlike line interface 20 which may vary for different access technologies, cell flow processor 22 has the same structure and performs the same function for all IOMs 12. In a particular embodiment, cell flow processor 22 implements a core cell transfer function using ATM with virtual channel (VC) accounting and buffer control. Each cell flow processor 22 includes TSPP 24 for communications into SCM 14 and FSPP 26 for communications from SCM 14. In a particular implementation, TSPP 24 and FSPP 26 comprise an ASIC. Both SCM 14 and redundant SCM 16 may have portions 30 and 32, respectively, that include cell flow processor 22. This allows SCM 14 and redundant SCM 16 to communicate information among components in communication device 10 in the same manner as IOMs 12. Each cell flow processor 22 corresponds to a port or switch port in communication device 10.
- Cell flow processors 22 residing on IOMs 12 provide a distributed cell processing architecture that reduces the complexity of SCM 14 and enhances the modularity and scalability of communication device 10.
- each IOM 12 added to communication device 10 as an upgrade or to enhance capacity includes its own cell flow processor 22.
- the on-board cell flow processor 22 of IOMs 12 reduces complexity and cost of entry-level systems, and also establishes a common and consistent interface between IOMs 12 and SCM 14. Therefore, IOMs 12 may be developed for new or evolving access technologies by combining a different structure and function for line interface 20 with the established structure and function for cell flow processor 22 for easy integration into communication device 10.
- SCM 14 includes a number of multi-point topology controllers (MTCs) 30, a bandwidth arbiter (BA) 32, and a data crossbar 34, all making up a switch fabric 35.
- MTC 30 may comprise an ASIC that communicates with a selected number of IOMs 12 and centralizes state information needed for multi-point topology supported by communication device 10. Since IOMs 12 provide access to both connection-based and connectionless environments, MTCs support point-to- point (P2P) , multipoint-to-point (M2P) , point-to-multipoint (P2M) , and multipoint-to-multipoint (M2M) communications.
- BA 32 accumulates and arbitrates transfer requests from each IOM 12.
- BA 32 directs input/output mapping of data crossbar 34 on a per cell-time basis, dynamically schedules momentarily unused bandwidth of communication device 10, and resolves M2P bandwidth contention.
- Redundant SCM 16 includes the same components and operates in the same fashion as SCM 14.
- communication device 10 One particular technical advantage of communication device 10 is the interconnection between IOMs 12, SCM 14, and redundant SCM 16. Each IOM 12 couples to SCM 14 using interconnect 40 and to redundant SCM 16 using redundant interconnect 42. Both interconnect 40 and redundant interconnect 42 include control interconnect 44 and data interconnect 46, which are dedicated connections since they support communication between SCM 14 and the associated IOM 12. Each portion 30 and 32 of SCM 14 and redundant SCM 16, respectively, may also include interconnect 40 and redundant interconnect 42.
- Control interconnect 44 and data interconnect 46 operate serially and, therefore, reduce the connection complexity and size between IOMs 12 and SCM 14 in communication device 10. As described below, the serial operation of control interconnect 44 and data interconnect 46 enhances the modularity and scalability of communication device 10. Control interconnect 44 and data interconnect 46 reduce or eliminate the need for an expensive and complicated common or shared bus architecture in communication device 10. Also, the reduced number of lines in control interconnect 44 and data interconnect 46 simplifies fault isolation. For example, information communicated on these serial lines may include one or more parity bits to quickly and efficiently identify faulty components in communication device 10.
- FIGURE 2 illustrates a connectivity scheme used by communication device 10.
- This connectivity scheme represents the interconnections established by a backplane 48 or other similar device in the chassis or support structure of communication device 10.
- IOMs 12, SCM 14, and redundant SCM 16 may be integrated circuit boards that plug into slots in backplane 48 to effect the connectivity scheme.
- Backplane 48 or other similar device implements the specified connections between components in communication device 10 to establish interconnects 40 and redundant interconnects 42.
- Each IOM 12 includes a connector region 50 and a redundant connector region 52.
- SCM 14 and redundant SCM 16 include connector regions 54 and redundant connector regions 56.
- Connector regions 50, 52, 54, and 56 represent a collection of contiguous or non-contiguous pins, conductors, or other matings on components in communication device 10.
- Connector region 50 of each IOM 12 is coupled to and has a one-to-one correspondence with an associated connector region 54 on SCM 14 to establish interconnect 40.
- redundant connection region 52 of each IOM 12 is coupled to and has a one-to-one correspondence with an associated connection region 54 of redundant SCM 16 to establish redundant interconnect 42. Therefore, each interconnect 40 establishes a dedicated communication path or link between an associated IOM 12 and SCM 14, and each redundant interconnect 42 establishes a dedicated communication path or link between an associated IOM 12 and redundant SCM 16.
- interconnect 40, redundant interconnect 42, control interconnect 44, and data interconnect 46 may represent connection regions, lines, pins, conductors, matings, connectors, or any combination of these elements to accomplish a coupling between components in communication device 10.
- SCM 14 and redundant SCM 16 may include a cell flow processor 22, the connectivity scheme includes two additional redundant interconnects 42a and 42b.
- cell flow processor 22 on portion 32 of redundant SCM 16 is coupled to a corresponding connection region 54 on SCM 14 using redundant connection region 56 on redundant SCM 16 to establish redundant interconnect 42a.
- cell flow processor 22 on portion 30 of SCM 14 is coupled to a corresponding connection region 54 on redundant SCM 16 using redundant connection region 56 on SCM 14 to establish redundant interconnect 42b.
- SCM 14 and redundant SCM 16 may include many connection regions 54 that support a number of existing or potential IOMs 12. However, each IOM 12 maintains one connection region 50 and one redundant connection region 52 to establish interconnect 40 and redundant interconnect 42, respectively, which reduces the cost and complexity of backplane 48.
- This dedicated connection approach instead of a common or shared bus approach improves modularity and scalability.
- an entry-level communication device 10 may include SCM 14 and eight IOMs 12, but with a backplane 48 of reduced complexity and size that still accommodates future upgrades and additions.
- a user of communication device 10 may add redundant SCM 16 to enhance reliability or add more IOMs 12 to improve capacity or support a different access technology.
- FIGURE 3 illustrates in more detail control interconnect 44 between IOMs 12 and SCM 14.
- a similar control interconnect 44 exists between IOMs 12 and redundant SCM 16.
- Each control interconnect 44 includes two lines, conductors, couplings, connectors, matings, or connections (referred to generally as lines) between TSPP 24 of IOM 12 and an associated MTC 30 of SCM 14: a line from TSPP 24 to MTC 30 (T2M) 60 and a line from MTC 30 to TSPP 24 (M2T) 62.
- Control interconnect 44 also includes two lines between FSPP 26 and MTC 30: a line from FSPP 26 to MTC 30 (F2T) 64 and a line from MTC 30 to FSPP 26 (M2F) 66.
- control interconnect 44 includes a line from TSPP 24 to BA 32 (T2B) 68.
- T2M 60 and M2T 62 comprise two lines each, whereas F2M 64, M2F 66, and T2B 68 comprise one line each. Therefore, in this particular embodiment, control interconnect 44 comprises seven lines between IOM 12 and SCM 14. Another seven lines from IOM 12 may establish a similar control interconnect 44 with redundant SCM 16.
- Each MTC 30 may support several IOMs 12. In a particular implementation, each MTC 30 supports four IOMs, resulting in twenty-four lines to implement four control interconnects 44. MTC 30 communicates with BA 32 using control line 70.
- Control line 70 comprises sixteen lines from MTC 30 to BA 32 and nine lines from BA 32 to MTC 30.
- BA 32 receives and transmits control information relating to the operation of communication device 10 on eighty input lines (twenty-four lines for each control line 70 and one line for each T2B 68) and four output lines (one line for each control line 70) .
- communication device 10 using control interconnect 44 manages communications between receive IOM 12a and transmit IOM 12b.
- line interface 20 receives information in the format or protocol used by the access technology supported by IOM 12a.
- Line interface 20 translates this information into the core cell transfer format supported by cell flow processor 22.
- TSPP 24 receives the cell and generates a request for communication over T2B 68 for a designated output port.
- BA 32 grants the request and communicates the grant to TSPP 24 using control line 70, MTC 30, and M2T 62.
- Each TSPP 24 transmits a scheduling list number to the MTC 30 on the T2M line 60.
- the scheduling list number reflects the connection it is transferring a cell from.
- the MTC 30 uses this information to determine the output port(s) and multiQueue number(s) to which the cell will be transferred.
- the MTC 30 passes this information to the BA 32 on the M2B lines 70, and the BA 32 passes the multiQueue number to the MTC(s) on the B2M lines 70.
- the MTC 30 further passes the multiQueue number(s) to the FSPP(s) 26 using the M2F line 66.
- the FSPP 26 uses multiQueue number to determine which output queue (s) are to receive the cell and whether these queues are full.
- Flow control information based on the queue status is communicated in the reverse direction, i.e. F2M 64, followed by M2B 70, followed by B2M 70, and lastly M2T 62. This control information happens in parallel for all port processors, and control flow is capable of multipoint transfers.
- FIGURE 4 illustrates in more detail data interconnect 46 that transfers the cell after establishing the appropriate control information using control interconnect 44.
- IOM 12 Shown in more detail in IOM 12 is TSPP 24 coupled to a serializer 80 and FSPP 26 coupled to a deserializer 82.
- serializer 80 and deserializer 82 support a fiber channel high speed serial interface.
- Serializer 80 converts an n-bit word received from TSPP 24 into a differential emitter coupled logic (ECL) signal for transmission over transmit line pair 84.
- Transmit line pair 84 is coupled to input port 86 of data crossbar 34.
- Output port 88 of data crossbar 34 is coupled to a differential ECL receive line pair 90, which in turn is coupled to deserializer 82 in IOM 12.
- Deserializer 82 converts information received over receive line pair 90 into an n-bit word for delivery to FSPP 26.
- data crossbar 34 includes input port 86 and an associated output port 88 for each IOM 12 coupled to SCM 14. Input port 86 and output port 88 each comprise a line pair connection.
- Data crossbar 34 may be an ECL cross-point device under the control of BA 32. Upon receiving the appropriate control information established using control interconnect 44, BA 32 configures data crossbar 34 to achieve the proper cell transfer.
- Data crossbar 34 maps one input port 86 to one or more output ports 88. For example, data crossbar 34 may establish a connection between input port 86 associated with IOM 12a and output port 88 associated with IOM 12b. In another example, data crossbar 34 may establish a connection between input port 86 and output port 88 associated with the same IOM 12.
- TSPP 24 and FSPP 26 on IOM 12 operate using a fifty MHZ system clock.
- Data is transferred in a twenty bit word to serializer 80 and converted into a one GHz differential ECL signal for transfer over transmit line pair 84 to data crossbar 34.
- Data crossbar 34 simultaneously supports sixteen ports or IOMs 12, and additional data crossbars 34 may be added to increase the capacity of SCM 14.
- Data crossbar 34 performs high speed switching between input ports 86 and associated output ports 88 under the direction of BA 32.
- Receive line pair 90 communicates information from output port 88 to deserializer 82, which converts the one GHz differential ECL signal into a twenty bit digital word at fifty MHZ for presentation to FSPP 26.
- transmit line pair 84 and receive line pair 90 of data interconnect 46 are high speed serial links.
- communication device 10 may experience a clock skew problem caused by communication delays in transmit line pair 84 and receive line pair 90. Therefore, communication device 10, and specifically deserializer 82, employs a phase lock loop and resynchronizer to account for clock skew over data interconnect 46.
- FIGURE 5 illustrates a timing diagram for transfer of a cell from TSPP 24 TO FSPP 26 using data interconnect 46.
- a cell clock pulse 102 occurs every thirty-two cycles of system clock 104 which, in a particular implementation, operates at fifty MHZ.
- Each cell clock pulse 102 represents a single cell transfer and receive event using data interconnect 46.
- a signal 106 generated by serializer 80 for transmission over transmit line pair 84 begins with a preamble 108 which, in a particular embodiment, comprises a serial bit stream of alternating "Is" and "0s.”
- a phase lock loop in deserializer 82 establishes synchronization with the one GHz signal using preamble 108.
- serializer 80 After preamble 108, serializer 80 generates a sync 110 that indicates the beginning of data 112.
- Serializer 80 concludes the transmission during cell clock pulse 102 with a postamble 114 that, like preamble 108, includes a serial bit stream of alternating "Is" and "Os" to allow synchronization by deserializer 82.
- Deserializer 82 receives a signal 116, which includes preamble 108, sync 110, data 112, and postamble 114.
- a sufficient length of postamble 114 from the previous cell and preamble 108 from the current cell before sync 110 ensures that deserializer 82 is in sync with the one GHz signal and ready to receive data 112.
- BA 32 reconfigures data crossbar 34 to deliver the next cell of information.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US1996/011946 WO1997004397A1 (en) | 1995-07-19 | 1996-07-18 | Serial control and data interconnect system using a crossbar switch and a multipoint topology |
JP9506883A JPH11510012A (en) | 1995-07-19 | 1996-07-18 | Serial control and data interconnection system using crossbar switch and multipoint topology |
AU65027/96A AU6502796A (en) | 1995-07-19 | 1996-07-18 | Serial control and data interconnect system using a crossbar switch and a multipoint topology |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US149895P | 1995-07-19 | 1995-07-19 | |
US60/001,498 | 1995-07-19 | ||
PCT/US1996/011946 WO1997004397A1 (en) | 1995-07-19 | 1996-07-18 | Serial control and data interconnect system using a crossbar switch and a multipoint topology |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997004397A1 true WO1997004397A1 (en) | 1997-02-06 |
Family
ID=38659714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/011946 WO1997004397A1 (en) | 1995-07-19 | 1996-07-18 | Serial control and data interconnect system using a crossbar switch and a multipoint topology |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH11510012A (en) |
AU (1) | AU6502796A (en) |
WO (1) | WO1997004397A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000042811A1 (en) * | 1999-01-15 | 2000-07-20 | Cisco Technology, Inc. | Configurable network router |
US6934305B1 (en) | 1999-01-15 | 2005-08-23 | Cisco Technology, Inc. | Method and apparatus for detecting errors in a backplane frame |
US6982974B1 (en) | 1999-01-15 | 2006-01-03 | Cisco Technology, Inc. | Method and apparatus for a rearrangeably non-blocking switching matrix |
US7293090B1 (en) | 1999-01-15 | 2007-11-06 | Cisco Technology, Inc. | Resource management protocol for a configurable network router |
RU2625558C2 (en) * | 2014-10-27 | 2017-07-14 | Интел Корпорейшн | Architecture of on-chip interconnections |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3974343A (en) * | 1975-01-10 | 1976-08-10 | North Electric Company | Small modular communications switching system with distributed programmable control |
US4821034A (en) * | 1987-02-06 | 1989-04-11 | Ancor Communications, Inc. | Digital exchange switch element and network |
US5420988A (en) * | 1990-08-31 | 1995-05-30 | International Business Machines Corporation | Establishing logical paths through a switch between channels and control units in a computer I/O system |
US5506956A (en) * | 1993-04-07 | 1996-04-09 | Sprint Communications Company L.P. | Error correction and channel restoration apparatus for T1 digital links |
US5524113A (en) * | 1993-08-30 | 1996-06-04 | Washington University | ATM switch interface |
-
1996
- 1996-07-18 JP JP9506883A patent/JPH11510012A/en active Pending
- 1996-07-18 WO PCT/US1996/011946 patent/WO1997004397A1/en active Application Filing
- 1996-07-18 AU AU65027/96A patent/AU6502796A/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3974343A (en) * | 1975-01-10 | 1976-08-10 | North Electric Company | Small modular communications switching system with distributed programmable control |
US4821034A (en) * | 1987-02-06 | 1989-04-11 | Ancor Communications, Inc. | Digital exchange switch element and network |
US5420988A (en) * | 1990-08-31 | 1995-05-30 | International Business Machines Corporation | Establishing logical paths through a switch between channels and control units in a computer I/O system |
US5506956A (en) * | 1993-04-07 | 1996-04-09 | Sprint Communications Company L.P. | Error correction and channel restoration apparatus for T1 digital links |
US5524113A (en) * | 1993-08-30 | 1996-06-04 | Washington University | ATM switch interface |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000042811A1 (en) * | 1999-01-15 | 2000-07-20 | Cisco Technology, Inc. | Configurable network router |
US6724757B1 (en) | 1999-01-15 | 2004-04-20 | Cisco Technology, Inc. | Configurable network router |
US6934305B1 (en) | 1999-01-15 | 2005-08-23 | Cisco Technology, Inc. | Method and apparatus for detecting errors in a backplane frame |
US6982974B1 (en) | 1999-01-15 | 2006-01-03 | Cisco Technology, Inc. | Method and apparatus for a rearrangeably non-blocking switching matrix |
US7293090B1 (en) | 1999-01-15 | 2007-11-06 | Cisco Technology, Inc. | Resource management protocol for a configurable network router |
US7933266B2 (en) | 1999-01-15 | 2011-04-26 | Cisco Technology, Inc. | Configurable network router |
RU2625558C2 (en) * | 2014-10-27 | 2017-07-14 | Интел Корпорейшн | Architecture of on-chip interconnections |
US9998401B2 (en) | 2014-10-27 | 2018-06-12 | Intel Corporation | Architecture for on-die interconnect |
Also Published As
Publication number | Publication date |
---|---|
AU6502796A (en) | 1997-02-18 |
JPH11510012A (en) | 1999-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5983260A (en) | Serial control and data interconnects for coupling an I/O module with a switch fabric in a switch | |
US6862293B2 (en) | Method and apparatus for providing optimized high speed link utilization | |
US5844887A (en) | ATM switching fabric | |
US6721313B1 (en) | Switch fabric architecture using integrated serdes transceivers | |
US4929939A (en) | High-speed switching system with flexible protocol capability | |
US5617547A (en) | Switch network extension of bus architecture | |
CA2100235C (en) | Switch-based microchannel planar apparatus | |
US6674971B1 (en) | Optical communication network with receiver reserved channel | |
EP0311772B1 (en) | Method of operating a switched network of optical buses | |
KR19980080498A (en) | Fibre Channel Switching Systems and Methods | |
US8064347B2 (en) | System and method for redundant switched communications | |
EP0709986A2 (en) | Channel module for a fiber optic switch with a bit sliced memory architecture for data frame storage | |
US7539184B2 (en) | Reconfigurable interconnect/switch for selectably coupling network devices, media, and switch fabric | |
WO1997004397A1 (en) | Serial control and data interconnect system using a crossbar switch and a multipoint topology | |
US20060056424A1 (en) | Packet transmission using output buffer | |
CN112073336A (en) | High-performance data exchange system and method based on AXI4Stream interface protocol | |
EP0505781B1 (en) | Multi-media serial line switching adapter for parallel networks and heterogeneous and homologous computer system | |
KR100311228B1 (en) | Cell/Packet Switching System With Multiple Plane Operation | |
US20020162083A1 (en) | Mid-connect architecture with point-to-point connections for high speed data transfer | |
Raghavan et al. | A gigabyte-per-second parallel fiber optic network interface for multimedia applications | |
Yang et al. | Design of scalable and multicast capable cut-through switches for high-speed LANs | |
EP0588021A2 (en) | Switch-based personal computer interconnection apparatus | |
EP0651336A1 (en) | Switch network extension of bus architecture | |
EP0369116B1 (en) | TDM switching matrix controller | |
KR20030019835A (en) | Apparatus for ATM switching using cellbus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 506883 Kind code of ref document: A Format of ref document f/p: F |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |