WO1997047084A1 - Method and apparatus for performing bandedge equalization - Google Patents
Method and apparatus for performing bandedge equalization Download PDFInfo
- Publication number
- WO1997047084A1 WO1997047084A1 PCT/US1997/009200 US9709200W WO9747084A1 WO 1997047084 A1 WO1997047084 A1 WO 1997047084A1 US 9709200 W US9709200 W US 9709200W WO 9747084 A1 WO9747084 A1 WO 9747084A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bandedge
- signal
- filter
- magnitude
- bandedges
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/30—Time-delay networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
- H04L7/0278—Band edge detection
Definitions
- the invention relates to digital information transmission systems. More particularly, the invention relates to improved timing recovery circuitry in digital information transmission systems that employ bandedge timing recovery.
- a conventional digital information transmission system contains a data source, a transmitter, a transmission medium, and a receiver.
- the data source is a digitized audio-video signal
- the transmitter contains a plurality of application encoders (e.g., a video signal encoder, an audio signal encoder, and a system control information encoder), a transport encoder for packetizing and multiplexing the encoded signals and an M-ary quadrature amplitude modulation (QAM) modulator.
- the transmission medium is typically a cable network or wireless path.
- the receiver in a digital television system contains a demodulator for demodulating the QAM signal, a transport decoder for depacketizing and demultiplexing the encoded signals, a plurality of application decoders, and a presentation device for displaying the information from the data source to a user, e.g., the presentation device can be a conventional television.
- the demodulator produces a serial baseband digital signal (a bit stream containing packetized and multiplexed digital information). As is well-known in the art, the demodulator accomplishes carrier recovery, signal equalization, packet synchronization and the like, to generate a useful baseband digital signal.
- the baseband signal must be further processed by a transport decoder to extract from the baseband signal the video, audio and timing information within the data packets .
- timing recovery circuitry In a digital information transmission system employing bandedge timing recovery, an imbalance in the amplitudes of the upper and lower bandedge signal strength causes "stress" or jitter in the timing recovery circuitry. To produce jitter-free tiining signals, such timing recovery circuitry rely on constant or near constant signal strength at both bandedges. If the incoming signal becomes attenuated, in some cases a 10 db difference between upper and lower bandedge signal strength can occur for broadband signals, timing signals are no longer produced in a jitter-free manner and the demodulator may be "thrown out of sync" with the rest of the system resulting in a degraded or non-existent baseband signal.
- the apparatus contains a pre-equalizer for adjusting the amplitudes of the bandedges of a broadband signal in response to a control signal.
- a bandedge filter is connected to the pre- equalizer and extracts a bandedge signal from the broadband signal.
- a bandedge signal processor that is connected to the bandedge filter generates the control signal in response to said bandedge signal.
- the apparatus adjusts the signal strength of each bandedge with respect to one another to equalize (balance) the bandedges.
- the balanced signal can then be used by a bandedge timing recovery circuit. As such, the accuracy of a bandedge timing recovery circuit is not impacted by the asymmetric bandedges of the input signal.
- FIG. 1 shows a high level block diagram of a receiver in accordance with the invention
- FIG. 2 shows a detailed block diagram of the bandedge equalizer of the present invention.
- FIG. 1 depicts a high level block diagram of a receiver 100 in accordance with the teachings of the present invention.
- the receiver shall be described in the context of a conventional digital television application. However, from the following disclosure, those skilled in the art will understand that this form of inventive receiver can be used in any digital data transmission system that uses a bandedge timing recovery technique.
- the receiver 100 contains a tuner 102, a demodulator 104, a transport decoder 108, one or more application decoders 110, and one or more presentation devices 112.
- the tuner 102 also known as an RF/IF front end
- the tuner 102 located prior to the demodulator 104 and connected thereto, selects one channel of information for receipt from multiple available channels carried by a transmission medium such as a cable network or wireless transmission system.
- the input signal to the demodulator 104 is a modulated analog signal, e.g., an M-ary QAM signal (where M is typically 16, but can be 32, 64, 256 and the like), centered at a low intermediate frequency (IF), e.g., a 5 MHZ IF having a 6 MHZ bandwidth.
- IF intermediate frequency
- IF intermediate frequency
- the demodulator 104 demodulates the input signal to generate a digital bit stream represented by a series of signal samples, where each sample is a byte of digital data representing a sample of a channel symbol.
- This digital data contains encoded and compressed audio and video signals and system control information.
- the demodulator contains the bandedge equalizer 116 of the present invention as well as a conventional bandedge timing recovery circuit 106 for producing substantially jitter-free timing signals.
- bandedge timing recovery techniques available in the art, all of which will be improved using the bandedge equalizer of the present invention.
- the demodulated signal is then sent to the transport decoder 108 wherein a transport timing synchronization signal is generated from the transmitter timing information contained in the bit stream.
- the transport decoder 108 depacketizes and demultiplexes the data packets as well as decodes appropriate system control information.
- the data from the packets is transferred to an appropriate application decoder 110, e.g., video data is sent to an MPEG video decoder, audio data is sent to an MPEG audio decoder, and system control information is sent to one or more control signal decoders.
- the applications ultimately produce information that is presented to a user on a presentation device 112 such as a conventional television, computer terminal, and the like.
- FIG. 2 depicts a detailed block diagram of the demodulator 104 containing the bandedge equalizer 116 of the present invention.
- the inventive bandedge equalizer corrects amplitude differences in the upper and lower bandedge signal strength. As such, the bandedge timing recovery circuit 106 is not affected by a bandedge amplitude imbalance.
- the received QAM signal is first sampled by an (A/D) converter 200 which converts the input signal into a digital data stream.
- Optimal sample timing for the A/D converter is provided by the bandedge timing recovery circuit 106.
- Within this data stream are digitized samples of information containing audio, video and system control. If the incoming signal had suffered some level of asymmetric attenuation during transmission, any or all of these signals may have been altered. Since system control signals contain important system timing information, the receiver's ability to process the output signal may be compromised as a result of the signal attenuation.
- the demodulator further contains a quadrature demodulator, 202, the bandedge equalizer 116, and a conventional equalizer and quantizer circuit 204.
- the quadrature demodulator 204 produces an in-phase (I) and quadrature phase (Q) signal components from the sampled input signal.
- the I and Q components are bandedge equalized (balanced) by the bandedge equalizer 116 to ensure that both bandedges of the I and Q components have substantially equal amplitude.
- the bandedge equalized signal is then conventionally equalized to suppress intersymbol interference and quantized to produce a digital symbol stream.
- the bandedge equalization ensures that a bandedge timing recovery technique operates properly, i.e., substantially jitter-free.
- bandedge equalization is accomplished by passing the I and Q component signal through respective pre-equalizers 300 and 302 and then through respective matched filter/complements 304 and 306.
- Each matched filter/complement contains two filters: conventional matched filters 308 and 310 that are matched to the input symbol shape and a bandedge filter 312 and 314.
- Each bandedge filter 312 and 314 has a bandwidth profile that positions a bandedge slope of the filter centrally at both the high and low bandedges of the input signal bandwidth (e.g., at approximately 2 and 8 MHz for a digital television signal).
- the frequency response of the bandedge filter has a bandedge slope that is the complement of the slope of the input signal bandedge slope, i.e., the bandedge filter is the compliment of the matched filter.
- the bandedge filters 312 and 314 produce a double sideband, amplitude modulated signal containing symbol timing information.
- This bandedge filtered signal having both I and Q components, is used by a conventional bandedge timing recovery circuit.
- the bandedge filtered signal is also used by the bandedge equalizer 116 to compensate for any imbalance in the bandedge signal amplitudes.
- the output signal of the bandedge filters 312 and 314 is then applied to a "make complex" processor 316 that combines the I and Q components to form a complex signal.
- the complex signal is further processed by a bandedge signal processor 315.
- This processor contains a pair of Hilbert filters 318 and 320, a pair of magnitude processors 322 and 324, a subtractor 312 and a loop filter 314.
- the complex signal is then filtered by two Hilbert filters 318 and 320 which extract the negative and positive bandedge components respectively from the complex signal.
- the Hilbert filters can be simple three- tap filters, since the bandedge signals are narrowband and three tap filters are very effective in separating the positive and negative components of narrowband signals.
- the (-) Hilbert filter has ⁇ 1 0 characteristic and the (+) Hilbert filter has characteristic
- the negative and positive components are then passed through negative and positive magnitude processors 322 and 324 which determine the instantaneous magnitudes of the negative and positive bandedge signals. These signals form a minuend and subtrahend for a subtractor 326. Specifically, the negative bandedge magnitude signal forms the subtrahend and the positive bandedge magnitude signal forms the minuend.
- the difference value produced by the subtractor is a preliminary adjusting factor to which represents the difference in magnitudes between the upper and lower bandedge signal strengths.
- the preliminary adjusting factor u> forms the input to the loop filter 328 (a low pass filter).
- the output of the loop filter 328 is the final adjusting factor ⁇ .
- the final adjusting factor ⁇ is applied to the pre-equalizers 300 and 302 to balance the I and Q components of the incoming demodulated signal which is then processed by the remaining receiver circuitry.
- the pre-equalizer has the
- the pre-equalizer attenuates the lower bandedge frequency signal by an amount ( ⁇ ) that is proportional to the signal difference ( ⁇ ). If the converse occurs, i.e., lower bandedge signal larger than the upper bandedge signal, then the pre-equalizer attenuates the lower bandedge signal.
- the bandedge signals used by a downstream bandedge timing recovery technique have substantially equal amplitudes. Consequently, the timing recovery is not impacted by a bandedge imbalance at the input of the receiver.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97928711A EP0903012A4 (en) | 1996-06-07 | 1997-06-05 | Method and apparatus for performing bandedge equalization |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1930896P | 1996-06-07 | 1996-06-07 | |
US60/019,308 | 1996-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997047084A1 true WO1997047084A1 (en) | 1997-12-11 |
Family
ID=21792526
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/009200 WO1997047084A1 (en) | 1996-06-07 | 1997-06-05 | Method and apparatus for performing bandedge equalization |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0903012A4 (en) |
JP (1) | JP3601646B2 (en) |
KR (1) | KR20000016323A (en) |
WO (1) | WO1997047084A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021178272A1 (en) * | 2020-03-03 | 2021-09-10 | Ciena Corporation | Estimating clock phase error based on channel conditions |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4466134A (en) * | 1982-04-28 | 1984-08-14 | Northern Telecom Limited | Intermediate frequency slope compensation control arrangements |
US4831637A (en) * | 1984-06-19 | 1989-05-16 | American Telephone And Telegraph Company | Apparatus and technique for timing jitter cancellation in a data receiver |
US5065410A (en) * | 1987-12-15 | 1991-11-12 | Nec Corporation | Method and arrangement for setting an amplitude equalization characteristic on an equalizer for use in a modem |
US5588025A (en) * | 1995-03-15 | 1996-12-24 | David Sarnoff Research Center, Inc. | Single oscillator compressed digital information receiver |
-
1997
- 1997-06-05 WO PCT/US1997/009200 patent/WO1997047084A1/en not_active Application Discontinuation
- 1997-06-05 KR KR1019980709896A patent/KR20000016323A/en not_active Application Discontinuation
- 1997-06-05 JP JP18291897A patent/JP3601646B2/en not_active Expired - Fee Related
- 1997-06-05 EP EP97928711A patent/EP0903012A4/en not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4466134A (en) * | 1982-04-28 | 1984-08-14 | Northern Telecom Limited | Intermediate frequency slope compensation control arrangements |
US4831637A (en) * | 1984-06-19 | 1989-05-16 | American Telephone And Telegraph Company | Apparatus and technique for timing jitter cancellation in a data receiver |
US5065410A (en) * | 1987-12-15 | 1991-11-12 | Nec Corporation | Method and arrangement for setting an amplitude equalization characteristic on an equalizer for use in a modem |
US5588025A (en) * | 1995-03-15 | 1996-12-24 | David Sarnoff Research Center, Inc. | Single oscillator compressed digital information receiver |
Non-Patent Citations (1)
Title |
---|
See also references of EP0903012A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021178272A1 (en) * | 2020-03-03 | 2021-09-10 | Ciena Corporation | Estimating clock phase error based on channel conditions |
Also Published As
Publication number | Publication date |
---|---|
EP0903012A1 (en) | 1999-03-24 |
JPH10145269A (en) | 1998-05-29 |
EP0903012A4 (en) | 2001-11-14 |
JP3601646B2 (en) | 2004-12-15 |
KR20000016323A (en) | 2000-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100385030B1 (en) | Digital video signal processing system including a rejection filter | |
US6005640A (en) | Multiple modulation format television signal receiver system | |
KR100357355B1 (en) | Method for device and blind equalization in the system for receiving transmitted signals | |
US5835532A (en) | Blind equalizer for a vestigial sideband signal | |
US4800573A (en) | Equalization arrangement | |
US6360369B1 (en) | Interference tolerant modem | |
US4376308A (en) | Control of coefficient drift for fractionally spaced equalizers | |
EP0930754A2 (en) | Blind automatic gain control | |
US6573948B1 (en) | Equalizing intermediate-frequency signals before demodulating them in a digital television receiver | |
JP3182763B2 (en) | Apparatus and method for adjusting signal point, equalizer gain, etc. | |
US4730345A (en) | Vestigial sideband signal decoder | |
US7113539B1 (en) | Method and apparatus for performing bandedge equalization | |
EP0903012A1 (en) | Method and apparatus for performing bandedge equalization | |
JP2842867B2 (en) | Receiving apparatus and method | |
US6546237B1 (en) | Differential FM detector for radio receivers | |
US7505514B2 (en) | Phase-compensation decision feedback channel equalizer and digital broadcasting receiver using the same | |
JPH0365058B2 (en) | ||
JPH06216806A (en) | Error correction/transmission device | |
WO2003055159A1 (en) | Method and apparatus for cascaded feedforward filtering in a decision feedback equalizer | |
JPH0722988A (en) | Demodulation method and demodulator | |
JP3804093B2 (en) | Receiver | |
CA2111170C (en) | Technique for determining signal dispersion characteristics in communications systems | |
GB2383481A (en) | RDS Decoder | |
Fang | Carrier phase-jitter extraction method for VSB and SSB data transmission systems | |
GB2386483A (en) | RDS decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1019980709896 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1997928711 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1997928711 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019980709896 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1019980709896 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1997928711 Country of ref document: EP |