WO1998025383A1 - Method and apparatus for bidirectional demodulation of digitally modulated signals - Google Patents
Method and apparatus for bidirectional demodulation of digitally modulated signals Download PDFInfo
- Publication number
- WO1998025383A1 WO1998025383A1 PCT/US1997/022410 US9722410W WO9825383A1 WO 1998025383 A1 WO1998025383 A1 WO 1998025383A1 US 9722410 W US9722410 W US 9722410W WO 9825383 A1 WO9825383 A1 WO 9825383A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data symbols
- backward
- demodulating
- merit
- signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
- H04L2025/03535—Variable structures
- H04L2025/03547—Switching between time domain structures
- H04L2025/0356—Switching the time direction of equalisation
Definitions
- the predicted waveforms are compared with the actually received waveform and metrics for and against the probability of each data symbol pattern being "correct” (i.e., the pattern received) are accumulated. Each metric is based on the accuracy of the match between a predicted waveform and the received waveform.
- the data symbol patterns that can be contained within the time span of the channel ' s impulse response correspond to the "states" of the system.
- Such equalizers are sometimes referred to as "Viterbi" equalizers and are described in J. G. Proakis, Digi tal Communication, 2d ed, New York,: McGraw-Hill, Sections 6.3 and 6.7 (1989).
- the weights applied to the delay line tap outputs are the J coefficients, c lr c 2 , c 3 ... C-, , in the equation: where S ⁇ is the predicted signal for the sequence of data symbol patterns D 1# D 1 _ 1/ D 1 _ 2 . ...
- the coefficients are usually calculated from the known training pattern. In the case of signaling by binary data symbols, (i.e., 1 and 0), the number of predicted signals that must be calculated is 2 3 . It is understood that M'ary (e.g. quaternary) data symbols can also be used.
- U.S. Patent No. 5,331,666 to Dent entitled "Adapted Maximum Likelihood Modulator” describes a variation of the adaptive Viterbi equalizer that does not employ channel models to generate the predictions except during system start-up, and thus does not update the channel model parameters. Rather, direct updating of the signals predictions for each state, without going through the intermediate step of first updating the channel models is described in the Dent "666 patent which is hereby incorporated by reference herein.
- Viterbi equalizers incorporate the following steps in performing their functions: (1) determining the tap coefficients of a Finite Impulse Response (FIR) model of the channel; (2) for all possible data symbol sequences that can be postulated to be contained within the impulse response length of the channel model, predicting the signal value that should be received based upon the determined tap coefficients; (3) comparing each postulated value with the actually received signal value and calculating the mismatch (usually by squaring the difference between the received and postulated values) ;
- FIR Finite Impulse Response
- the path metrics can be considered confidence factors that represent the degrees of correlation between the postulated symbol sequences and the actually received signal.
- the Viterbi equalizer is a form of sequential maximum likelihood sequence estimator (MLSE) that decodes, or demodulates, the received data symbol stream.
- MLSE estimators and other equalization methods are described in the reference by J.G. Proakis, above.
- FIG. 1 illustrates the data structure and flow within an MLSE equalizer having 16 states, the predicted signal values being assumed to depend on four previous binary symbols (bits) plus one new bit.
- the channel impulse response length (J) for this example is thus five symbols, i.e., the latest echo can be four symbols delayed compared to the shortest signal path.
- an MLSE processing cycle begins by assuming the postulated symbol history of state 0000 to be true, and that a new bit "0" was transmitted. Consequently, causing the channel model 40, the signal value that should be observed given the 5 -bit symbol history 00000 predicted. This is compared in comparator 50 with the actual received signal value and a mismatched value produced. This is added in adder 51 with the previous state 0000 path metric to produce a candidate metric for a new 0000 state.
- new path metric of new state 0000 can be derived by assuming state 1000 to contain the true history, with a new bit of ' 0 ' . This is because both 0000-0 and 1000-0 lead to a new state (0-
- the contents of the history memory 55 associated with the selected predecessor state is selected to be the symbol history of the new state 0000.
- the selected bit history is left-shifted and a 0 or 1 entered in the right-most position according as state 0000 or 1000 gave rise to the selected candidate path metric .
- the above procedure is then repeated with the assumption that the new bit is a ' 1 ' in order to produce a new state 0001, also with either state 0000 or 1000 as candidate predecessors.
- the above procedure is then repeated using every pair of states, which are 8 states apart, to derive all 16 new states, as follows:
- the MLSE equalizer recognizes that some sequences of data symbol patterns, and thus some sequences of predicted waveforms, are not valid. For example, a prediction that the channel carried the binary data symbol pattern 10010 at one instant (i.e., one bit period) and a prediction that the channel carried the binary data symbol pattern 11001 at the next instant
- a set of transition rules constrains the number of ways the metrics can be sequentially accumulated for each sequence of predicted waveforms . It will be appreciated that such prior demodulators operate on the received signal only in the forward direction: a received training pattern is used to develop predicted waveforms for yet-to-be-received data symbols.
- the criterion decide which direction to continue demodulation from the training pattern is based upon the metric in the MLSE equalizers which is typically related to the noise level within the received data. Since the accuracy of the demodulated signal depends not only upon the level of noise but also the signal strength, a technique for determining which direction to demodulate from the training pattern which considers other parameters related to both signal strength and noise results in a better performance.
- the system of the present invention incorporates such a technique.
- the present invention provides a method and apparatus for enhancing the performance of bidirectional digital modulation of digitally modulated signals by processing blocks of symbols and deciding which direction to continue demodulation based upon a figure of merit (FOM) associated with the processed block of symbols which can be obtained from parameters other than the equalizer metrics.
- FAM figure of merit
- the parameters used by the system of the present invention are: an estimation of signal strength, which can be obtained from the predicted received values; a ratio of signal strength to noise; an estimation of received signal strength (signal plus noise power) which can be obtained from the received data; and a parameter obtained by taking the ratio of received signal plus noise power divided by noise .
- the present invention bidirectionally demodulates data symbols transmitted through a communication channel by sequentially receiving a plurality of first signal samples corresponding to predetermined data symbols, a second plurality of signal samples corresponding to unknown data symbols, and a third plurality of signal samples corresponding to a set of second predetermined data symbols.
- the received pluralities of data samples are stored and first and second sets of reference signals are determined from the stored pluralities of first and third signal samples, respectively.
- a block of the unknown data symbols having a preselected number of symbols therein is forward- demodulated using the first set of reference signals beginning with signal samples received nearer the first plurality of signal samples.
- a block of the unknown data symbols having the preselected number of symbols therein is also backward-demodulated using the second set of reference signals beginning with signal samples received nearer the third plurality of signal samples.
- Quality values indicative of demodulation qualities in the respective forward- and backward-demodulated blocks of data symbols are determined and compared with one another. Either the forward- or backward-demodulated data symbols are selected for output as demodulated data based upon the higher of the compared quality values. Additional blocks of data symbols are processed sequentially until the entire plurality of signal samples have been demodulated.
- the system of the invention demodulates data symbols transmitted through a communication channel by determining quality values indicative of demodulation qualities using a figure-of- merit based upon various parameters which include signal estimation (S est ) obtained from the predicted received values .
- S est signal estimation
- FIGURE 1 is a diagrammatic representation of a maximum likelihood algorithm that can be used to implement a demodulator
- FIGURE 2 shows a diagram illustrating the format of a portion of a signal for processing in accordance with the present invention
- FIGURE 2B shows the format of a portion of a signal transmitted in a digital cellular radio telephone system
- FIGURE 3 is a block diagram of a system for demodulating transmitted data symbols in both the forward and backward directions;
- FIGURE 4A is a block diagram of a system for determining the optimum direction for demodulation of transmitted data symbols in accordance with the system of the present invention
- FIGURE 4B is an illustrative diagram of the control logic for determining the optimum direction of modulation for the system of FIG. 4A in accordance with the system of the present invention
- FIGURE 5 is a diagrammatic illustration of stepped bidirectional equalization in accordance with the system of the present invention
- FIGURE 6 is a flow chart illustrating the method and system of the present invention.
- FIG. 2A shows the format of a portion 10 of a data- modulated signal that may be processed by a method and apparatus in accordance with the present invention.
- the portion 10 comprises: a plurality of first predetermined data symbols 11, which are known before hand to a receiver and precede a first plurality of unknown data symbols 12; a plurality of second predetermined data symbols 13, which are known before hand to the receiver and precede a second plurality of unknown data symbols 14; and a plurality of third predetermined data symbols 15, which are known before hand to the receiver.
- the portion 10 is only a small part of a communication signal that is used for illustrative purposes.
- the data symbols 12 can be intended for reception by a first receiver that uses the data symbols 11 as its equalizer training pattern, and the data symbols 14 can be intended for a second receiver that uses the data symbols 13 as its equalizer training pattern.
- the first and second receivers can be two separate receivers receiving a TDMA radio signal in separate slots of the same frame.
- the pluralities 11, 13 of first and second predetermined symbols are used by one receiver to improve demodulation of the intervening plurality of unknown data symbols 12. Also the plurality 13, of second predetermined data symbols, can be used by another receiver in conjunction with the later plurality of third predetermined data symbols 15 to demodulate the intervening plurality of unknown data symbols 14. It can be seen that the pluralities of first and second predetermined symbols may be identical to the plurality of third predetermined symbols and that patterns of predetermined data symbols may be interspersed among the unknown data symbols 12 in order to better demodulate the unknown symbols.
- An apparatus in accordance with the present invention preferably employs one of the MLSE equalizers such as those described above.
- the path metric serves as the measure of the cumulative quality of the symbols already decoded.
- an apparatus 100 for bidirectional demodulation of transmitted data symbols in accordance with the "250 patent comprises a received signal sampler 102 that digitizes the received signal after suitable conditioning.
- the signal sample values are then stored in a suitable memory 104.
- the signal samples are recalled from the memory 104 in response to control signals generated by controller 106, and presented to a Viterbi demodulator 108.
- the controller 106 may also generate appropriately timed signals for triggering the signal sampler 102.
- the stored signal samples are first recalled from the memory 104 in normal time order, namely, the predetermined data symbols 11 followed by the unknown data symbols 12.
- the Viterbi demodulator 108 uses the known symbols 11 to initialize the Viterbi demodulator using some of the received signal sample values. Then, the Viterbi demodulator demodulates symbols 12 using some of the received signal sample values.
- the controller 106 then recalls the received signal samples from the memory 104 in reverse time order, namely, predetermined symbols 113 (reversed) , followed by the unknown data symbols 12 (reversed) , and the backwards signal samples are presented to the Viterbi demodulator 109.
- the Viterbi demodulator 109 processes the backwards signal samples in the same way that the forward signal samples were processed.
- the time-reversed sequence of predetermined symbols 13 is used to predict the signal sample values expected for each possible time-reversed sequence of the unknown data symbols 12, and the prediction giving the best match (lowest cumulative path metric) is determined.
- the comparator 110 compares the best-matched path metrics of the forward and backward demodulations, and the predicted data symbol sequence corresponding to the lower best-matched path metric is selected as the demodulation of the unknown data symbol pattern 12.
- a signal processor consisting of a random- access memory for holding signal samples and the results of intermediate calculations, an arithmetic and logic unit (ALU) capable of performing the operations of ADD, SUBTRACT, and MULTIPLY, and a program memory holding a list of instructions for the ALU together with a controller that can transfer execution of instructions from one place to another within the list depending upon the result of an arithmetic operation such as SUBTRACT, which can be used to perform magnitude comparisons.
- ALU arithmetic and logic unit
- a suitable signal processor is, for example, the model TMS 320C50 digital signal processor manufactured by Texas Instruments.
- a second predetermined symbol sequence, or training pattern as described above, bidirectional demodulation is advantageously robust against losses of the predetermined symbol sequences (e.g., losses due to channel fading) .
- losses due to channel fading e.g., losses due to channel fading
- a deep fade occurring nearer one of the predetermined signal sequences can induce errors in a conventional demodulator in which the channel model is updated based upon the received signal (i.e., the equalizer is adaptive).
- the present demodulator would be unaffected: if the fade occurs nearer the training pattern 11 than training pattern 13, then the reverse demodulation would succeed for a longer sequence of data symbols than the forward demodulation (producing a lower cumulative path metric for the reverse demodulation) , and would be selected by the processor 110.
- the illustrative bidirectional demodulator selects that demodulation direction giving the greater run-length of successively demodulated symbols.
- the method and system of the present invention recognizes that signal information can include not just metric growth also signal strength (S ) or signal plus noise well as certain ratios of those parameters to the noise.
- the system of the present invention controls the direction of forward or backward demodulation based upon groups of symbol periods rather than a single symbol as in the prior art "250 patent.
- a memory 151 receives the data samples to be demodulated 152 and stores them as signal sample values.
- the signal samples are recalled from the memory 151 in response to control signals generated by a controller 153 and presented to both a forward demodulator 154 and a backward demodulator 155.
- Demodulation quality information is coupled from the forward demodulator 154 to the controller 153 via line 156 while quality information is connected from the backward demodulator 155 to the controller 153 via line 157.
- Output symbol information from both the forward demodulator 154 and the backward demodulator 155 are connected to a multiplexer 158 the output of which comprises complete symbol information 159.
- the processing circuitry of FIG. 4A processes blocks of symbols, for example, 12 at a time, which are extracted from memory 151 and then decides which direction to continue demodulation based upon a block figure-of-merit
- the figure-of-merit can include a number of different possible criteria, including (1) N est (noise value) , which can be obtained from metric growth as employed in the prior art "250 patent; (2) S est (signal value) , which can be obtained from the predicted received values; (3) S est /N est (ratio of the signal to noise) ; (4)
- (S+N) est (which can be obtained from the received data); and (5) (S+N) est /N est .
- Various criteria can be used to select which of the FOM are employed to make the direction decision; for example, if (S+N) est are used, the point where the two modulation direction would meet can be pre- computed. Additional FOM are also possibly used, for example, an alternative of S est would be the channel gain, taken from the channel tap estimates of the demodulator.
- the present invention can be implemented with a cost function approach which might include the following: (1) signal and/or noise power estimation, as described above; (2) sync quality information; (3) distance from sync word, accounting for tracking uncertainty; and/or (4) fade depth information or relative signal and/or noise information.
- the cost function may be expressed either algebraically or by means of a set of rules .
- two blocks of samples are extracted from memory 151, one being forward demodulated in demodulator 154 and one being backward demodulated in demodulator 155 and then quality information based upon a preselected figure-of-merit (FOM) is sent via lines 56 and 57 to the controller circuit 153.
- the two sets of quality information are compared to one another and a decision reached in the control block 153 with respect to which direction of demodulation is providing the higher quality results.
- the system demodulates a second block of data in the direction that produced the better results and compares the quality of that demodulation with the prior result of the other direction and decides whether to continue in the same direction or change direction for the next block of symbols to be demodulated.
- Control unit 153 compares a forward block FOM with a backward block FOM. If the forward block FOM is better, then the next forward block is demodulated. Otherwise, the next backward block is demodulated.
- FIG. 4B there is shown a functional diagram illustrating an illustrative operation of the control circuit 153 in FIG. 4A.
- the logic circuit of 4B implements the following logical algorithms:
- Back Control Opposite of Fwd Control where det produces a "1" or "on” if the input is positive.
- the signal plus noise in the forward direction over line 161 is multiplied times the noise in the backward direction over line 162 while the noise in the forward direction over line 163 is multiplied times the signal plus noise in the backward direction over line 164.
- the difference between the respective products is taken in a substract operation 165 and passed through a detector 166 which applies a forward control signal on line 167 and a back control signal on 168 as appropriate.
- another algorithm such as the following could also be implemented by logical control circuitry:
- a sequence of unknown symbols 171 is located between two blocks of known symbols 172 and 173.
- the unknown symbols are bidirectionally demodulated by demodulating a first block of symbols in the forward direction at 174 and a second block of symbols in the backward direction at 175.
- the better direction forward in this example
- forward modulation continues at 176 and 177.
- 178 represents demodulation in the backward direction in response to that direction providing the better results. Resumption of demodulation in the forward direction at 179 is followed by additional demodulation in the backward direction at 181.
- Demodulation of the entire unknown block of symbols 171 is completed by three successive forward demodulations 182, 183 and 184.
- the present invention can be used when the block length is the same as the length of the unknown symbols.
- the single block is demodulated both forward and backward.
- the first forward block may be a block of symbols in known symbols 11.
- the symbol values are known, which can be used to constrain the demodulator to the correct detected symbol values .
- a FOM for this block can still be calculated and used as already described.
- a similar approach can be used in the backward direction with known symbols 13.
- FIG. 6 there is shown a flow chart illustrating certain aspects of the method and system of the present invention.
- the system receives and stores data samples and at 202 synchronizes both ends of the received data to be demodulated.
- the system demodulates forward one block and demodulates backward one block. The results of the demodulations in the two opposed directions are compared at 204 to determine which produced the higher quality result.
- the system inquires as to which direction yields the better quality output and if it is the forward direction demodulation is continued in the forward direction at 206 for one additional block.
- the system evaluates at 207 whether or not the data sample as been completely demodulated and, if not, the system returns to 204 to compare the quality of the most recently forward and backward demodulated blocks. If, however, at 205, demodulation in the backward direction is determined to yield the better quality, the system continues at 208 to demodulate in the backward direction and evaluates at 209 whether or not the system has completely demodulated the entire signal sample. If not, the system returns to 204 to compare the quality of the most recently forward and backward demodulated blocks. When the entire signal sample unit has been demodulated, the system ends at 210. It will be appreciated that the above-described methods may be used with simpler demodulators than the multi-state Viterbi equalizer.
- a symbol-by- symbol demodulator that also generates path metrics may be constructed by simplifying a Viterbi demodulator to a single state.
- Such simplified Viterbi demodulator compares each received signal sample with reference signal values corresponding to all values a data symbol can have, decides which reference value (and therefore which data symbol) the received signal most closely matches, and accumulates the residual mismatch as a cumulative quality measure or path metric.
- the demodulator need not even be a Viterbi equalizer. It could be another equalizer type other than Viterbi or any demodulator type.
- the quality information about the demodulation depends upon the detector type. For example, if the detector is a linear or decision feedback equalizer, then the quality may include the mean square error or filter coefficient values .
- the foregoing methods may also be used either with differentially encoded modulations, minimum-shift keying
- MSK 4-MSK, or DQPSK, in which data is encoded in the changes between signal samples, or with coherent modulations, such as PSK or QPSK, in which data is encoded in the absolute values of the signal samples.
- PSK Phase-shift Key
- QPSK Quadrature phase-shift Key
- the forward and backward demodulated symbol sequences represent absolute signal values that can be decoded differentially by comparing neighboring values to determine the changes, and thus the transmitted data.
- An important application of the present invention is in receiving ⁇ /4-DQPSK signals transmitted by a cellular radio telephone base station conforming to the CTIA standard IS-136.
- the format of the transmitted data is shown in FIG. 2B .
- a group 16 of fourteen predetermined symbols for synchronization, or training precedes a group 17 of unknown quaternary data symbols that each bear two bits of data.
- the group 17 comprises two subgroups of six and sixty-five symbols, and precedes another group 18 of six predetermined symbols that is usually called CDVCC .
- the groups 16-18 are followed by another group 19 of unknown quaternary data symbols that each bear two bits of data and another group 20 of fourteen predetermined symbols.
- the group 19 comprises two subgroups of sixty- five and six symbols.
- this format is symmetrical when viewed in the forward and backward time directions.
- the system of the present invention performs forward demodulation of the symbol group 17 using the group 16 of predetermined symbols, and backward demodulation of the group 17 using the known six-symbol CDVCC 18. Partial path metric value comparison and symbol selection process is performed separately for data symbol groups 17 and 19.
- data symbol groups 17, 18, and 19 can be treated as unknown, so that forward demodulation proceeds from data symbol group 16 and backward demodulation proceeds from data symbol group 20.
- Some operational details of the demodulators 154 and 155 are due to the differential decoding of the ⁇ /4-DQPSK which is handled as follows.
- the differential symbol represented by the postulated state transition is calculated.
- Soft information is generated for the two constituent bits of the differential symbol as the difference between the surviving path metrics and the path metric for the transition with each bit of implied differential symbol inverted in turn, and the differences, accorded the signs of the differential symbol bit-pair, are entered into the symbol history.
- the soft values may be used subsequently in an error- correction decoding process, such as a soft-decision, Viterbi convolutional decoder.
- the present invention is not limited to TDMA systems. It can also be used in FDMA, CDMA and hybrid systems.
- the present invention can be applied to a direct- sequence CDMA system, using spread-spectrum modulation, in which there are pilot symbols.
- the pilot symbols correspond to the known symbols.
- Demodulation may be performed by a correlator receiver. If necessary, multiple correlations followed by Rake combining may be performed.
- Quality information can be represented by the amplitude of the output of the Rake combiner.
- Channel tap coefficient estimates can also be used.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002274101A CA2274101A1 (en) | 1996-12-05 | 1997-12-03 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
DE69735602T DE69735602T2 (en) | 1996-12-05 | 1997-12-03 | BIDIRECTIONAL WORKING METHOD AND DEVICE FOR DEMODULATING DIGITALLY MODULATED SIGNALS |
JP52585998A JP2001506072A (en) | 1996-12-05 | 1997-12-03 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
EP97951575A EP1013037B1 (en) | 1996-12-05 | 1997-12-03 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
AU55184/98A AU5518498A (en) | 1996-12-05 | 1997-12-30 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/761,003 US5909465A (en) | 1996-12-05 | 1996-12-05 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
US08/761,003 | 1996-12-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998025383A1 true WO1998025383A1 (en) | 1998-06-11 |
Family
ID=25060823
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/022410 WO1998025383A1 (en) | 1996-12-05 | 1997-12-03 | Method and apparatus for bidirectional demodulation of digitally modulated signals |
Country Status (9)
Country | Link |
---|---|
US (1) | US5909465A (en) |
EP (1) | EP1013037B1 (en) |
JP (1) | JP2001506072A (en) |
CN (1) | CN100403745C (en) |
AU (1) | AU5518498A (en) |
CA (1) | CA2274101A1 (en) |
DE (1) | DE69735602T2 (en) |
TW (1) | TW384587B (en) |
WO (1) | WO1998025383A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002080480A1 (en) | 2001-03-28 | 2002-10-10 | Broadcom Corporation | System and method for terrestrial high-definition television reception |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6118758A (en) * | 1996-08-22 | 2000-09-12 | Tellabs Operations, Inc. | Multi-point OFDM/DMT digital communications system including remote service unit with improved transmitter architecture |
US6771590B1 (en) * | 1996-08-22 | 2004-08-03 | Tellabs Operations, Inc. | Communication system clock synchronization techniques |
US5790514A (en) * | 1996-08-22 | 1998-08-04 | Tellabs Operations, Inc. | Multi-point OFDM/DMT digital communications system including remote service unit with improved receiver architecture |
SE512008C2 (en) * | 1997-09-19 | 2000-01-10 | Ericsson Telefon Ab L M | Procedure and arrangement for demodulation of data symbols |
US7440498B2 (en) | 2002-12-17 | 2008-10-21 | Tellabs Operations, Inc. | Time domain equalization for discrete multi-tone systems |
US6631175B2 (en) * | 1998-04-03 | 2003-10-07 | Tellabs Operations, Inc. | Spectrally constrained impulse shortening filter for a discrete multi-tone receiver |
ES2389626T3 (en) | 1998-04-03 | 2012-10-29 | Tellabs Operations, Inc. | Shortening filter for impulse response, with additional spectral restrictions, for transmission of multiple carriers |
JP2000031942A (en) * | 1998-07-14 | 2000-01-28 | Mitsubishi Electric Corp | Acoustic reproducing device and acoustic reproducing method |
US6151487A (en) * | 1999-08-31 | 2000-11-21 | Hughes Electronics Corporation | Demodulation structure for fast fading cellular channels |
US6625233B1 (en) * | 1999-09-29 | 2003-09-23 | Motorola, Inc. | Method and apparatus in a wireless receiver for demodulating a continuous-phase frequency-shift-keyed signal |
FR2802369B1 (en) * | 1999-12-10 | 2003-09-26 | Matra Nortel Communications | TIME MULTIPLEXING RADIOCOMMUNICATION METHOD, TRANSMITTER AND RECEIVER FOR IMPLEMENTING THE METHOD |
US6529868B1 (en) * | 2000-03-28 | 2003-03-04 | Tellabs Operations, Inc. | Communication system noise cancellation power signal calculation techniques |
US7006581B2 (en) * | 2000-05-25 | 2006-02-28 | Vigil Armando J | Method for demodulating a digital signal subjected to multipath propagation impairment and an associated receiver |
FR2818835B1 (en) * | 2000-12-22 | 2005-05-06 | Nortel Networks | METHOD AND DEVICE FOR SIGNAL PROCESSING IN A SPECTRUMALLY SPREADED RADIO COMMUNICATION RECEIVER |
US6990153B1 (en) * | 2001-02-06 | 2006-01-24 | Agency For Science, Technology And Research | Method and apparatus for semi-blind communication channel estimation |
US6763493B2 (en) * | 2001-09-21 | 2004-07-13 | The Directv Group, Inc. | Method and system for performing decoding using a reduced-memory implementation |
US7035359B2 (en) * | 2001-10-11 | 2006-04-25 | Telefonaktiebolaget L.M. Ericsson | Methods and apparatus for demodulation of a signal in a signal slot subject to a discontinuous interference signal |
CN100403596C (en) * | 2001-11-29 | 2008-07-16 | 美商内数位科技公司 | Efficient multiple input multiple output system for multi-path fading channels |
US7738848B2 (en) | 2003-01-14 | 2010-06-15 | Interdigital Technology Corporation | Received signal to noise indicator |
US20040235423A1 (en) * | 2003-01-14 | 2004-11-25 | Interdigital Technology Corporation | Method and apparatus for network management using perceived signal to noise and interference indicator |
US6992987B2 (en) * | 2003-05-01 | 2006-01-31 | Genesis Microchip Inc. | Enumeration method for the link clock rate and the pixel/audio clock rate |
US7839860B2 (en) * | 2003-05-01 | 2010-11-23 | Genesis Microchip Inc. | Packet based video display interface |
US8068485B2 (en) | 2003-05-01 | 2011-11-29 | Genesis Microchip Inc. | Multimedia interface |
US7088741B2 (en) * | 2003-05-01 | 2006-08-08 | Genesis Microchip Inc. | Using an auxilary channel for video monitor training |
US7733915B2 (en) * | 2003-05-01 | 2010-06-08 | Genesis Microchip Inc. | Minimizing buffer requirements in a digital video system |
US7620062B2 (en) * | 2003-05-01 | 2009-11-17 | Genesis Microchips Inc. | Method of real time optimizing multimedia packet transmission rate |
US7424558B2 (en) * | 2003-05-01 | 2008-09-09 | Genesis Microchip Inc. | Method of adaptively connecting a video source and a video display |
US7068686B2 (en) * | 2003-05-01 | 2006-06-27 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US20040221315A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Video interface arranged to provide pixel data independent of a link character clock |
US7567592B2 (en) * | 2003-05-01 | 2009-07-28 | Genesis Microchip Inc. | Packet based video display interface enumeration method |
US7405719B2 (en) * | 2003-05-01 | 2008-07-29 | Genesis Microchip Inc. | Using packet transfer for driving LCD panel driver electronics |
US8204076B2 (en) * | 2003-05-01 | 2012-06-19 | Genesis Microchip Inc. | Compact packet based multimedia interface |
US20040218624A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based closed loop video display interface with periodic status checks |
US20040221312A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Techniques for reducing multimedia data packet overhead |
US20040218599A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based video display interface and methods of use thereof |
US8059673B2 (en) * | 2003-05-01 | 2011-11-15 | Genesis Microchip Inc. | Dynamic resource re-allocation in a packet based video display interface |
US7800623B2 (en) * | 2003-09-18 | 2010-09-21 | Genesis Microchip Inc. | Bypassing pixel clock generation and CRTC circuits in a graphics controller chip |
US7487273B2 (en) * | 2003-09-18 | 2009-02-03 | Genesis Microchip Inc. | Data packet based stream transport scheduler wherein transport data link does not include a clock line |
US7613300B2 (en) * | 2003-09-26 | 2009-11-03 | Genesis Microchip Inc. | Content-protected digital link over a single signal line |
US7634090B2 (en) * | 2003-09-26 | 2009-12-15 | Genesis Microchip Inc. | Packet based high definition high-bandwidth digital content protection |
US20090094658A1 (en) * | 2007-10-09 | 2009-04-09 | Genesis Microchip Inc. | Methods and systems for driving multiple displays |
US20090262667A1 (en) * | 2008-04-21 | 2009-10-22 | Stmicroelectronics, Inc. | System and method for enabling topology mapping and communication between devices in a network |
US20100183004A1 (en) * | 2009-01-16 | 2010-07-22 | Stmicroelectronics, Inc. | System and method for dual mode communication between devices in a network |
US8760461B2 (en) | 2009-05-13 | 2014-06-24 | Stmicroelectronics, Inc. | Device, system, and method for wide gamut color space support |
US8860888B2 (en) * | 2009-05-13 | 2014-10-14 | Stmicroelectronics, Inc. | Method and apparatus for power saving during video blanking periods |
US8429440B2 (en) * | 2009-05-13 | 2013-04-23 | Stmicroelectronics, Inc. | Flat panel display driver method and system |
US8156238B2 (en) * | 2009-05-13 | 2012-04-10 | Stmicroelectronics, Inc. | Wireless multimedia transport method and apparatus |
US8468285B2 (en) * | 2009-05-18 | 2013-06-18 | Stmicroelectronics, Inc. | Operation of video source and sink with toggled hot plug detection |
US8291207B2 (en) * | 2009-05-18 | 2012-10-16 | Stmicroelectronics, Inc. | Frequency and symbol locking using signal generated clock frequency and symbol identification |
US8582452B2 (en) | 2009-05-18 | 2013-11-12 | Stmicroelectronics, Inc. | Data link configuration by a receiver in the absence of link training data |
US8370554B2 (en) * | 2009-05-18 | 2013-02-05 | Stmicroelectronics, Inc. | Operation of video source and sink with hot plug detection not asserted |
US8442169B2 (en) * | 2010-02-19 | 2013-05-14 | Telefonaktiebolaget L M Ericsson (Publ) | Blind SIR estimation using soft bit values |
US8671234B2 (en) | 2010-05-27 | 2014-03-11 | Stmicroelectronics, Inc. | Level shifting cable adaptor and chip system for use with dual-mode multi-media device |
KR102151813B1 (en) | 2013-06-26 | 2020-09-03 | 삼성전자주식회사 | Method and apparatus for stable signal demodulation in communication system |
KR102497232B1 (en) * | 2018-06-18 | 2023-02-07 | 삼성전자주식회사 | Signal receiving circuit and operation method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0448069A2 (en) * | 1990-03-20 | 1991-09-25 | Mitsubishi Denki Kabushiki Kaisha | Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit |
EP0582346A1 (en) * | 1992-08-03 | 1994-02-09 | Koninklijke Philips Electronics N.V. | Transmission system with increased sampling rate detection |
EP0594551A1 (en) * | 1992-10-22 | 1994-04-27 | Ericsson Inc. | Bidirectional demodulation method and apparatus |
DE4311604C1 (en) * | 1993-04-08 | 1994-07-28 | Ant Nachrichtentech | Reliability-controlled data detection in receivers for TDMA mobile radio systems |
US5400362A (en) * | 1993-03-29 | 1995-03-21 | General Electric Company | Double sided slot traversing decoding for time division multiple access (TDMA) radio systems |
EP0648032A1 (en) * | 1993-10-11 | 1995-04-12 | Nokia Mobile Phones Ltd. | A signal quality detecting circuit and method for receivers in the GSM system |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5182753A (en) * | 1990-03-20 | 1993-01-26 | Telefonaktiebolaget L M Ericsson | Method of transmitting signaling messages in a mobile radio communication system |
JP3172198B2 (en) * | 1991-03-01 | 2001-06-04 | 株式会社東芝 | Equalization method |
US5263026A (en) * | 1991-06-27 | 1993-11-16 | Hughes Aircraft Company | Maximum likelihood sequence estimation based equalization within a mobile digital cellular receiver |
US5239557A (en) * | 1992-04-10 | 1993-08-24 | Ericsson/Ge Mobile Communications | Discountinuous CDMA reception |
US5331666A (en) * | 1992-06-08 | 1994-07-19 | Ericsson Ge Mobile Communications Inc. | Adaptive maximum likelihood demodulator |
US5432821A (en) * | 1992-12-02 | 1995-07-11 | University Of Southern California | System and method for estimating data sequences in digital transmissions |
JPH07123257B2 (en) * | 1992-12-25 | 1995-12-25 | 日本電気株式会社 | Digital data demodulator |
JP2649766B2 (en) * | 1993-01-20 | 1997-09-03 | 国際電信電話株式会社 | Selective diversity reception after equalization |
US5375123A (en) * | 1993-02-05 | 1994-12-20 | Telefonakitebolaget L. M. Ericsson | Allocation of channels using interference estimation |
US5553102A (en) * | 1994-12-01 | 1996-09-03 | Motorola, Inc. | Diversity reception communication system with maximum ratio combining method |
-
1996
- 1996-12-05 US US08/761,003 patent/US5909465A/en not_active Expired - Lifetime
-
1997
- 1997-11-27 TW TW086117825A patent/TW384587B/en not_active IP Right Cessation
- 1997-12-03 JP JP52585998A patent/JP2001506072A/en not_active Ceased
- 1997-12-03 WO PCT/US1997/022410 patent/WO1998025383A1/en active IP Right Grant
- 1997-12-03 EP EP97951575A patent/EP1013037B1/en not_active Expired - Lifetime
- 1997-12-03 CN CNB971816794A patent/CN100403745C/en not_active Expired - Fee Related
- 1997-12-03 CA CA002274101A patent/CA2274101A1/en not_active Abandoned
- 1997-12-03 DE DE69735602T patent/DE69735602T2/en not_active Expired - Lifetime
- 1997-12-30 AU AU55184/98A patent/AU5518498A/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0448069A2 (en) * | 1990-03-20 | 1991-09-25 | Mitsubishi Denki Kabushiki Kaisha | Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit |
EP0582346A1 (en) * | 1992-08-03 | 1994-02-09 | Koninklijke Philips Electronics N.V. | Transmission system with increased sampling rate detection |
EP0594551A1 (en) * | 1992-10-22 | 1994-04-27 | Ericsson Inc. | Bidirectional demodulation method and apparatus |
US5400362A (en) * | 1993-03-29 | 1995-03-21 | General Electric Company | Double sided slot traversing decoding for time division multiple access (TDMA) radio systems |
DE4311604C1 (en) * | 1993-04-08 | 1994-07-28 | Ant Nachrichtentech | Reliability-controlled data detection in receivers for TDMA mobile radio systems |
EP0648032A1 (en) * | 1993-10-11 | 1995-04-12 | Nokia Mobile Phones Ltd. | A signal quality detecting circuit and method for receivers in the GSM system |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002080480A1 (en) | 2001-03-28 | 2002-10-10 | Broadcom Corporation | System and method for terrestrial high-definition television reception |
EP1384361A1 (en) * | 2001-03-28 | 2004-01-28 | Broadcom Corporation | System and method for terrestrial high-definition television reception |
EP1384361A4 (en) * | 2001-03-28 | 2009-12-16 | Broadcom Corp | System and method for terrestrial high-definition television reception |
US8948240B2 (en) | 2001-03-28 | 2015-02-03 | Broadcom Corporation | System and method for terrestrial high-definition television reception |
Also Published As
Publication number | Publication date |
---|---|
EP1013037A1 (en) | 2000-06-28 |
CN1245606A (en) | 2000-02-23 |
US5909465A (en) | 1999-06-01 |
CN100403745C (en) | 2008-07-16 |
AU5518498A (en) | 1998-06-29 |
EP1013037B1 (en) | 2006-03-29 |
DE69735602T2 (en) | 2006-11-23 |
JP2001506072A (en) | 2001-05-08 |
CA2274101A1 (en) | 1998-06-11 |
DE69735602D1 (en) | 2006-05-18 |
TW384587B (en) | 2000-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5909465A (en) | Method and apparatus for bidirectional demodulation of digitally modulated signals | |
US5335250A (en) | Method and apparatus for bidirectional demodulation of digitally modulated signals | |
US5499272A (en) | Diversity receiver for signals with multipath time dispersion | |
US5867538A (en) | Computational simplified detection of digitally modulated radio signals providing a detection of probability for each symbol | |
JP4421682B2 (en) | Extended channel estimation equalizer for receivers in digital transmission systems. | |
EP0550143B1 (en) | Method for decoding a time varying channel | |
JP4555403B2 (en) | Equalizer with State Reduction Sequence Estimation Method for Digital Transmission Equipment Receiver | |
US5862192A (en) | Methods and apparatus for equalization and decoding of digital communications channels using antenna diversity | |
EP1042889B1 (en) | Computationally efficient sequence estimation | |
US6674820B1 (en) | Receiver devices, systems and methods for receiving communication signals subject to colored noise | |
AU689296B2 (en) | Generalized direct update viterbi equalizer | |
US6269116B1 (en) | Method and arrangement for demodulating data symbols | |
US7133476B2 (en) | Apparatus and methods for suppression of interference among disparately-modulated signals | |
EP1138136B1 (en) | Synchronization tracking method | |
JPH08307283A (en) | Device and method for estimating maximum likelihood series | |
US20030115061A1 (en) | MPSK equalizer | |
JP2000068906A (en) | Receiver for digital transmission system | |
EP1048154A1 (en) | Method and apparatus for tracking the characteristics of a channel | |
US6381271B1 (en) | Low complexity decision feedback sequence estimation | |
Heath et al. | Adaptive blind channel identification of FIR channels for Viterbi decoding | |
JPH053439A (en) | Maximum likelihood estimate device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 97181679.4 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: PA/a/1999/005152 Country of ref document: MX |
|
ENP | Entry into the national phase |
Ref document number: 2274101 Country of ref document: CA Ref document number: 2274101 Country of ref document: CA Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 1998 525859 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1997951575 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1997951575 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1997951575 Country of ref document: EP |