WO1998026611A2 - Switch fabric switchover in an atm network switch - Google Patents

Switch fabric switchover in an atm network switch Download PDF

Info

Publication number
WO1998026611A2
WO1998026611A2 PCT/US1997/022456 US9722456W WO9826611A2 WO 1998026611 A2 WO1998026611 A2 WO 1998026611A2 US 9722456 W US9722456 W US 9722456W WO 9826611 A2 WO9826611 A2 WO 9826611A2
Authority
WO
WIPO (PCT)
Prior art keywords
data units
switch
modules
operative
detecting
Prior art date
Application number
PCT/US1997/022456
Other languages
French (fr)
Other versions
WO1998026611A3 (en
Inventor
Mahesh N. Ganmukhi
Original Assignee
Cascade Communications Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cascade Communications Corp. filed Critical Cascade Communications Corp.
Priority to AU55957/98A priority Critical patent/AU5595798A/en
Publication of WO1998026611A2 publication Critical patent/WO1998026611A2/en
Publication of WO1998026611A3 publication Critical patent/WO1998026611A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/104Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105ATM switching elements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478Provisions for broadband connections
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5625Operations, administration and maintenance [OAM]
    • H04L2012/5627Fault tolerance and recovery

Definitions

  • the present invention relates to telecommunications and more particularly to a method and apparatus for performing switchover from one switch fabric to another switch fabric in a network switch.
  • Asynchronous Transfer Mode (ATM) network switches are frequently appearing in telecommunications networks managed by data network service providers to efficiently handle the voluminous voice and data traffic within such networks.
  • ATM Asynchronous Transfer Mode
  • a cell marking technique is employed to mark received cells as being destined either for the master switch fabric or a backup switch fabric.
  • One switch fabric is designated as a master and a second switch fabric is designated as a slave. The designations may be selectably swapped. Cells tagged with a master indication are diverted to the switch fabric designated as the master unit and cells tagged with a slave indication are diverted to the switch fabric designated as the slave.
  • a cell reception unit is provided in each of the output modules and receives the cells from the switch fabric designated as the master at any given time.
  • the switch fabric designated as the master unit is redesignated as the slave and the switch fabric designated as the slave is redesignated as the master.
  • the cell reception units continue to process cells which are tagged as "master" cells. Cells designated as master cells following the switchover condition are processed by the newly designated master switch fabric.
  • a network switch which permits rapid switchover from a first switch fabric to a second switch fabric upon detection of a switchover condition.
  • the network switch includes a plurality of input modules for receiving ATM cells over respective ATM links, a plurality of output modules for transmitting ATM cells over ATM links and redundant selectable switch fabrics.
  • One of the switch fabrics is operative at any given time and the other switch fabric remains in a standby mode.
  • the active switch fabric selectively forwards cells received at one of the input modules to one or more of the output modules for transmission onto an associated ATM link.
  • Input buffers provided in each of the network switch input modules are appropriately sized to accommodate an incoming cell stream when backpressure is applied to the input modules as a consequence of congestion in the switch fabric or the initiation of a switchover condition.
  • Output buffers are provided in each of the network switch output modules to buffer cells received from the switch fabric prior to transmission over the respective ATM link. In the event of the detection of a switchover condition the transmission of cells from the input modules to the output modules is stopped in a controlled fashion. More specifically, following receipt of a signal indicating that a switchover condition has occurred, the transmission of ATM cells which are in progress from the input module to the switch fabric is completed. Cells which have not commenced transmission from the input module to the switch fabric are prevented from initiating transit.
  • Detection circuitry is provided in each of the output modules to detect when all cells destined for the respective port have been drained from the switch fabric. When all cells have been drained from the switch fabric such condition is detected by a switch processor. In response to the detection of a signal indicating that all cells have been drained from the switch fabric, the active switch fabric is converted to the inactive or standby switch fabric and the standby switch fabric is activated so as to become the active switch fabric. Thereafter transmission of cells through the newly activated switch fabric is permitted to continue.
  • Fig. 1 is a block diagram of a network switch incorporating redundant switch fabrics in accordance with the present invention
  • Fig. 2. is a timing diagram illustrating signals employed to achieve switchover in accordance with the presently disclosed technique
  • Fig. 3 is a flow diagram illustrating the method for accomplishing switchover in accordance with the present invention.
  • a network switch 10 includes a plurality of input modules 12 a plurality of output modules 14 and switch fabrics 16a and 16b for selectively forwarding data units received at inputs of respective input modules 12 to one or more of the output modules 14.
  • the input modules 12 receive streams of data units such as Asynchronous Transfer Mode (ATM) cells, frames or packets over communication links 20.
  • Each of the input modules 12 includes buffers 22 for storage of received data units.
  • the output modules 14 each includes buffers 24 which store data units prior to transmittal over respective output links 26.
  • ATM Asynchronous Transfer Mode
  • Redundant switch fabrics 16a and 16b are provided so as to permit switchover from one switch fabric to the other of the switch fabrics in the event that some abnormality in the operation of a switch fabric is detected or in the event that it is desired to remove a switch fabric for purposes of testing or maintenance.
  • the presently disclosed apparatus and method provides for switch fabric switchover to be accomplished so as to avoid the loss of data units, such as ATM cells, frames or packets, during the switchover process.
  • Switch fabric switchover is controlled by a switch processor 28.
  • the switch processor 28 Upon detection of a condition warranting switchover from one switch fabric, such as switch fabric 16a, to another switch fabric, such as switch fabric 16b, the switch processor 28 broadcasts a signal (SYNC_TIME_L) to all input modules 12.
  • This signal provides an indication to all input and output modules that switchover is proceeding and that all input modules should cease transmission of data units through the switch fabric following the completion of the transmission of any data units then in transit. More specifically, referring to Fig. 1 in conjunction with Fig. 2 the SYNC_TIME_L signal is provided to both the input modules 12 and the output modules 14 at time T 0 as illustrated in Fig. 2.
  • the input modules 12 Upon receipt of the SYNC_TIME_L signal, the input modules 12 complete forwarding to the switch fabrics, any data units that are then in transit. However, the input modules cease forwarding any additional data units through the operative switch fabric. Additional data units in the input modules which are not in transit to the switch fabrics and data units received by an input module after receipt of the SYNC_TIME_L signal are instead accumulated in data buffers 22 associated with the respective input modules 12 pending completion of the switchover process. As will be apparent, the size of the data buffers 22 are dependent upon the rapidity of the switchover process, i.e., the more rapid the switchover process, the smaller the size of required input modules data buffers 22.
  • respective output modules 14 detect a condition which indicates that the operative switch fabric has drained of valid data units received at the input modules over respective communication links. Each output module 14 provides an indication that it is no longer receiving valid data units.
  • the switch processor 28 detects that all output modules are no longer receiving valid data units, the switch processor 28 provides a signal to the switch fabric causing switchover from one of the switch fabrics 16a and 16b to the other of the switch fabrics to occur.
  • the input modules 12 continue to forward data units to the newly activated and operative switch fabric for delivery of such data units to selected output modules 14.
  • the switch processor upon detection of a switchover condition, such as a defective switch fabric or a user input condition indicating a desire to change from one switch fabric to another switch fabric, forwards the SYNC_TIME_L signal (see Fig. 2) to input modules over signal line 30 and to output modules over signal line 32.
  • SYNC_TIME_L signal see Fig. 2
  • signal lines 30 and 32 may be combined as a single signal line.
  • the input modules store data units not in transit to the switch fabric in data buffers 22 associated with the respective input modules and additionally, store data units received after receipt of the SYNC_TIME_L signal in the respective data buffers 22.
  • the operative switch fabric, 16a or 16b selectively forwards the data units received from the various input modules to one or more of the output modules as is known in the art.
  • the output modules 14 continue to monitor the received data streams from the switch fabric for, among other things, a predetermined character. More particularly, in a preferred embodiment comprising an ATM network switch, the output modules monitor the input data streams for an idle cell. Upon receipt of a predetermined number of such idle cells in succession, the output modules provide an output signal identified as the NREC signal as illustrated in Fig. 2 over signal line 34.
  • the NREC signal may comprise a wired AND signal.
  • the driver for the NREC signal within the output modules may comprise an open collector npn transistor with its emitter coupled to ground and the collector coupled to the signal line 34.
  • a common pull-up resistor is coupled to the signal line 34 with the open collectors comprising the outputs coupled to the single pull-up resistor.
  • the NREC signal will go high only when none of the output modules npn drive transistors are on. Accordingly, when all of the drive transistors are biased to an off condition, upon detection by all of the output modules of the receipt of at least a predetermined number of idle cells in succession following the assertion of the SYNC_TIME_L signal, the NREC signal on signal line 34 is asserted as indicated at time T t in Fig. 2. Otherwise stated, the NREC signal is asserted when the last of the output modules has recognized that it has received a predetermined number of successive idle cells.
  • a counter within each of the output modules is incremented each time an idle cell is received.
  • "n" back to back idle cells it is assumed that the switch fabric has no further cells to forward.
  • the counter is reset and the count begins again.
  • "n" is set to 16 which corresponds to a time larger than the worst case propagation delay for a cell through the switch fabric.
  • the NREC signal is coupled to the switch processor 28. While the present implementation has been illustrated as a wired AND signal, it should be appreciated that each of the output modules could forward a separate signal to the switch processor 28 with the discrimination occurring at the switch processor. Additionally, any other suitable technique may be employed for communicating to the switch processor 28 that each of the output modules has received at least a predetermined number of idle cells in succession.
  • the detection by the switch processor 28 of the fact that the NREC signal has been asserted provides an indication that the then operative switch fabric 16a or 16b has been fully drained of data units and accordingly, switch fabric switchover may proceed without loss of data units due to the switchover process.
  • the switch processor In response to detection of the assertion of the NREC signal at time T formulate the switch processor causes the SFA_L signal 29 to change state.
  • the SFA_L signal is coupled to the switch fabrics 16a and 16b and constitutes the selection signal which causes one switch fabric to assume an active state and the other switch fabric to assume an inactive state.
  • the outputs of switch fabric A are coupled to the inputs of the respective output modules and the outputs of switch fabric B are decoupled from the inputs of the respective output modules.
  • the outputs of switch fabric A are decoupled from the inputs of the respective output modules and the outputs of switch fabric B are coupled to the inputs of the respective output modules.
  • Such may be accomplished via a tri-stated bus, a multiplexing technique in which separate data lines are multiplexed to provide a selectable single output which is applied to the output modules or via any other suitable technique known in the art.
  • the switch processor 28 causes the change of state of the SFA_L signal at time T 2 as illustrated in Fig. 2, the switch processor 28 causes the SYNC_TIME_L signal to go high at time T 3 thereby permitting the input modules to recommence the forwarding of data units, such as ATM cells, through the operative switch fabric to the output modules. Further, in response to the deassertion of the SYNC_TIME_L signal at time T 3 the output modules each cease to activate the NREC signal 34 (since the assertion of S YNC_TIME_L is a prerequisite to the assertion of NREC) and the NREC signal goes low thereby completing the switchover operation.
  • a test is performed to determine if a switchover condition has been detected. If a switchover condition has been detected, as illustrated in step 42, the transmission of data units already in transit to the active switch fabric is completed and subsequent data units are stored in the data buffers of respective input modules. As indicated in step 44, following detection of the switchover condition, idle cell counters are preset in each of the output modules. As illustrated in decision step 46, each received cell is tested at the respective output modules to ascertain whether the received cell is an idle cell. If the received cell is an idle cell, the limit counter is decremented for the respective output module as illustrated in step 50.
  • step 50 the limit counter in the respective output module is preset and control is again passed to decision step 46 to ascertain whether the next received cell is an idle cell.
  • step 52 the limit counter is tested to determine whether at least a predetermined number of successive idle cells have been received in each of the output modules. If a predetermined number of successive idle cells have been received in all output modules, as illustrated in step 54, control passes to step 56.
  • step 56 the active switch fabric is deactivated and the standby switch is activated. Following the transfer of control from the former active switch fabric to the former standby switch fabric, the switchover condition signal (SYNC_TIME_L) is reset as depicted in step
  • step 60 data forwarding through the newly activated switch fabric commences as illustrated in step 60.
  • step 40 the system continues to monitor the switchover condition signal for a switchover condition signal.
  • control is passed smoothly from one of the first and second switch fabrics to the other switch fabric without cell loss due to the switchover process.
  • the NREC signal is not employed and the complexity associated with the detection of a predetermined number of successive idle cells is avoided at the expense of enlarged data buffers 22.
  • the switch processor 28 waits for the worst case time period to assure full drainage of all data units from the switch fabric before initiating switchover.
  • the S A_L signal is driven to its opposite state to accomplish switchover following the passage of the predetermined time interval to accommodate the worst case switch fabric drainage period.
  • the worst case wait technique is employed greater input buffering is needed to avoid loss of incoming data units due to data overruns.
  • the traffic through the switch fabric is not in a "many to one" traffic format in which a number of data units from various input modules are destined for a single output module and consequently, the worst case wait technique for assuring data unit drainage is disadvantageous for at least two reasons.
  • the worst case wait technique requires larger data buffers 22 to be employed to store incoming data units during the prolonged period allocated for switch fabric drainage. Additionally, an additional time interval is interposed between the assertion of the S YNC_TIME_L signal and the actual switchover from the first switch fabric to the second switch fabric.

Abstract

An apparatus for performing switchover in a network switch (10) having first and second switch fabrics (16a, 16b) from one of the switch fabrics to the other, while avoiding cell loss during the switchover. One of the switch fabrics (16a, 16b) is active while the other is in a stand-by mode. Switchover occurs immediately following detection of conditions indicating that the active switch fabric (16a) has fully drained, or following a timeout which assures full drainage of the active switch fabric (16a) under worst case conditions.

Description

TITLE OF THE INVENTION
SWITCH FABRIC SWITCHOVER IN AN ATM NETWORK SWITCH
FIELD OF THE INVENTION
The present invention relates to telecommunications and more particularly to a method and apparatus for performing switchover from one switch fabric to another switch fabric in a network switch.
BACKGROUND OF THE INVENTION Network switches, and particularly Asynchronous Transfer Mode (ATM) network switches are frequently appearing in telecommunications networks managed by data network service providers to efficiently handle the voluminous voice and data traffic within such networks. With the increasing utilization of such network switches, concerns have arisen regarding the ability to maintain the network switches in operation following a component failure or while maintenance and/or repair are performed so as to avoid service interruption and undesirable loss of cells transmitted by subscribers.
One approach for performing switch fabric switchover in an ATM network switch is described in U.S. Patent No. 5,488,606. In the system therein disclosed redundant switch fabrics are provided. A cell marking technique is employed to mark received cells as being destined either for the master switch fabric or a backup switch fabric. One switch fabric is designated as a master and a second switch fabric is designated as a slave. The designations may be selectably swapped. Cells tagged with a master indication are diverted to the switch fabric designated as the master unit and cells tagged with a slave indication are diverted to the switch fabric designated as the slave. A cell reception unit is provided in each of the output modules and receives the cells from the switch fabric designated as the master at any given time. Upon an indication of a switchover condition, the switch fabric designated as the master unit is redesignated as the slave and the switch fabric designated as the slave is redesignated as the master. The cell reception units continue to process cells which are tagged as "master" cells. Cells designated as master cells following the switchover condition are processed by the newly designated master switch fabric.
SUMMARY OF THE INVENTION
In accordance with the present invention, a network switch is provided which permits rapid switchover from a first switch fabric to a second switch fabric upon detection of a switchover condition. The network switch includes a plurality of input modules for receiving ATM cells over respective ATM links, a plurality of output modules for transmitting ATM cells over ATM links and redundant selectable switch fabrics. One of the switch fabrics is operative at any given time and the other switch fabric remains in a standby mode. The active switch fabric selectively forwards cells received at one of the input modules to one or more of the output modules for transmission onto an associated ATM link. Input buffers provided in each of the network switch input modules are appropriately sized to accommodate an incoming cell stream when backpressure is applied to the input modules as a consequence of congestion in the switch fabric or the initiation of a switchover condition. Output buffers are provided in each of the network switch output modules to buffer cells received from the switch fabric prior to transmission over the respective ATM link. In the event of the detection of a switchover condition the transmission of cells from the input modules to the output modules is stopped in a controlled fashion. More specifically, following receipt of a signal indicating that a switchover condition has occurred, the transmission of ATM cells which are in progress from the input module to the switch fabric is completed. Cells which have not commenced transmission from the input module to the switch fabric are prevented from initiating transit.
Detection circuitry is provided in each of the output modules to detect when all cells destined for the respective port have been drained from the switch fabric. When all cells have been drained from the switch fabric such condition is detected by a switch processor. In response to the detection of a signal indicating that all cells have been drained from the switch fabric, the active switch fabric is converted to the inactive or standby switch fabric and the standby switch fabric is activated so as to become the active switch fabric. Thereafter transmission of cells through the newly activated switch fabric is permitted to continue.
BRIEF DESCRIPTION OF THE DRAWING
The invention will be more fully understood by reference to the Detailed Description of the Invention in conjunction with the Drawing of which:
Fig. 1 is a block diagram of a network switch incorporating redundant switch fabrics in accordance with the present invention; Fig. 2. is a timing diagram illustrating signals employed to achieve switchover in accordance with the presently disclosed technique; and
Fig. 3 is a flow diagram illustrating the method for accomplishing switchover in accordance with the present invention.
DETAILED DESCRIPTION OF THE INVENTION
Referring to Fig. 1, a network switch 10 includes a plurality of input modules 12 a plurality of output modules 14 and switch fabrics 16a and 16b for selectively forwarding data units received at inputs of respective input modules 12 to one or more of the output modules 14. Although associated input modules 12 and the output modules 14 are typically fabricated on a single printed circuit card, they are depicted separately in Fig. 1 for clarity. The input modules 12 receive streams of data units such as Asynchronous Transfer Mode (ATM) cells, frames or packets over communication links 20. Each of the input modules 12 includes buffers 22 for storage of received data units. Similarly, the output modules 14 each includes buffers 24 which store data units prior to transmittal over respective output links 26.
Redundant switch fabrics 16a and 16b are provided so as to permit switchover from one switch fabric to the other of the switch fabrics in the event that some abnormality in the operation of a switch fabric is detected or in the event that it is desired to remove a switch fabric for purposes of testing or maintenance. The presently disclosed apparatus and method provides for switch fabric switchover to be accomplished so as to avoid the loss of data units, such as ATM cells, frames or packets, during the switchover process.
Switch fabric switchover is controlled by a switch processor 28. Upon detection of a condition warranting switchover from one switch fabric, such as switch fabric 16a, to another switch fabric, such as switch fabric 16b, the switch processor 28 broadcasts a signal (SYNC_TIME_L) to all input modules 12. This signal provides an indication to all input and output modules that switchover is proceeding and that all input modules should cease transmission of data units through the switch fabric following the completion of the transmission of any data units then in transit. More specifically, referring to Fig. 1 in conjunction with Fig. 2 the SYNC_TIME_L signal is provided to both the input modules 12 and the output modules 14 at time T0 as illustrated in Fig. 2. Upon receipt of the SYNC_TIME_L signal, the input modules 12 complete forwarding to the switch fabrics, any data units that are then in transit. However, the input modules cease forwarding any additional data units through the operative switch fabric. Additional data units in the input modules which are not in transit to the switch fabrics and data units received by an input module after receipt of the SYNC_TIME_L signal are instead accumulated in data buffers 22 associated with the respective input modules 12 pending completion of the switchover process. As will be apparent, the size of the data buffers 22 are dependent upon the rapidity of the switchover process, i.e., the more rapid the switchover process, the smaller the size of required input modules data buffers 22.
In practice, a certain amount of time will be required following the cessation of transmission of data units to the switch fabric to assure that the switch fabric has fully drained of data units since the switch fabric itself may contain data storage buffers for storage of data units in transit through the switch fabric. In accordance with the presently disclosed technique, it is desirable not to proceed with switchover until all data units have drained from the switch fabric to avoid loss of data units since corruption and/or loss of data units will in many cases necessitate retransmission of the effected data units and increase network traffic. It should be appreciated that loss of some data units may be inevitable since corruption of data units may result from switch fabric failures which prompted the switchover condition initially.
In one embodiment, respective output modules 14 detect a condition which indicates that the operative switch fabric has drained of valid data units received at the input modules over respective communication links. Each output module 14 provides an indication that it is no longer receiving valid data units. When the switch processor 28 detects that all output modules are no longer receiving valid data units, the switch processor 28 provides a signal to the switch fabric causing switchover from one of the switch fabrics 16a and 16b to the other of the switch fabrics to occur. Following the deactivation of the active switch fabric and the activation of the standby switch fabric, the input modules 12 continue to forward data units to the newly activated and operative switch fabric for delivery of such data units to selected output modules 14. By sensing that the operative switch fabric has fully drained and permitting switchover to proceed as soon as this condition has been detected, loss of data units due to the switchover process is avoided and the size of data buffers 22 which are needed to accumulate data units during the period that data unit forwarding has been halted is reduced. Since the size of data buffers 22 can significantly contribute to the cost of a network switch, it is desirable to minimize the size and consequently, the cost of such buffers.
More specifically, upon detection of a switchover condition, such as a defective switch fabric or a user input condition indicating a desire to change from one switch fabric to another switch fabric, the switch processor forwards the SYNC_TIME_L signal (see Fig. 2) to input modules over signal line 30 and to output modules over signal line 32. Depending upon the particular implementation, it will be understood that signal lines 30 and 32 may be combined as a single signal line. The input modules 12, upon detection of the SYNC_TIME_L signal, complete the transmission to the operative switch fabric of any data units, such as ATM cells, already in transit. The input modules 12, however, do not forward any additional data units. Instead, the input modules store data units not in transit to the switch fabric in data buffers 22 associated with the respective input modules and additionally, store data units received after receipt of the SYNC_TIME_L signal in the respective data buffers 22. The operative switch fabric, 16a or 16b, selectively forwards the data units received from the various input modules to one or more of the output modules as is known in the art.
The output modules 14 continue to monitor the received data streams from the switch fabric for, among other things, a predetermined character. More particularly, in a preferred embodiment comprising an ATM network switch, the output modules monitor the input data streams for an idle cell. Upon receipt of a predetermined number of such idle cells in succession, the output modules provide an output signal identified as the NREC signal as illustrated in Fig. 2 over signal line 34. The NREC signal may comprise a wired AND signal. For example, the driver for the NREC signal within the output modules may comprise an open collector npn transistor with its emitter coupled to ground and the collector coupled to the signal line 34. A common pull-up resistor is coupled to the signal line 34 with the open collectors comprising the outputs coupled to the single pull-up resistor. Thus, the NREC signal will go high only when none of the output modules npn drive transistors are on. Accordingly, when all of the drive transistors are biased to an off condition, upon detection by all of the output modules of the receipt of at least a predetermined number of idle cells in succession following the assertion of the SYNC_TIME_L signal, the NREC signal on signal line 34 is asserted as indicated at time Tt in Fig. 2. Otherwise stated, the NREC signal is asserted when the last of the output modules has recognized that it has received a predetermined number of successive idle cells.
More specifically, following the assertion of the SYNC_TIME_L signal, a counter within each of the output modules is incremented each time an idle cell is received. When "n" back to back idle cells are received, it is assumed that the switch fabric has no further cells to forward. During the idle cell counting period, if a non- idle cell is received, the counter is reset and the count begins again. In a preferred embodiment of the invention, "n" is set to 16 which corresponds to a time larger than the worst case propagation delay for a cell through the switch fabric, The NREC signal is coupled to the switch processor 28. While the present implementation has been illustrated as a wired AND signal, it should be appreciated that each of the output modules could forward a separate signal to the switch processor 28 with the discrimination occurring at the switch processor. Additionally, any other suitable technique may be employed for communicating to the switch processor 28 that each of the output modules has received at least a predetermined number of idle cells in succession.
The detection by the switch processor 28 of the fact that the NREC signal has been asserted provides an indication that the then operative switch fabric 16a or 16b has been fully drained of data units and accordingly, switch fabric switchover may proceed without loss of data units due to the switchover process. In response to detection of the assertion of the NREC signal at time T„ the switch processor causes the SFA_L signal 29 to change state. The SFA_L signal is coupled to the switch fabrics 16a and 16b and constitutes the selection signal which causes one switch fabric to assume an active state and the other switch fabric to assume an inactive state. More specifically, when the SFA_L signal is low, the outputs of switch fabric A are coupled to the inputs of the respective output modules and the outputs of switch fabric B are decoupled from the inputs of the respective output modules. Further, when the SFAJ signal is high, the outputs of switch fabric A are decoupled from the inputs of the respective output modules and the outputs of switch fabric B are coupled to the inputs of the respective output modules. Such may be accomplished via a tri-stated bus, a multiplexing technique in which separate data lines are multiplexed to provide a selectable single output which is applied to the output modules or via any other suitable technique known in the art.
After the switch processor 28 causes the change of state of the SFA_L signal at time T2 as illustrated in Fig. 2, the switch processor 28 causes the SYNC_TIME_L signal to go high at time T3 thereby permitting the input modules to recommence the forwarding of data units, such as ATM cells, through the operative switch fabric to the output modules. Further, in response to the deassertion of the SYNC_TIME_L signal at time T3 the output modules each cease to activate the NREC signal 34 (since the assertion of S YNC_TIME_L is a prerequisite to the assertion of NREC) and the NREC signal goes low thereby completing the switchover operation.
It should further be noted that it is necessary to account for a broken or "babbling" switch fabric which, due to the nature of the switch fabric failure, may not be able to transmit proper idle cells. In such event, a timeout occurs following the passage of a predetermined time period following the assertion of SYNC_TIME_L. This period corresponds to the worst case period for complete drainage of the switch fabric.
The above described method is further illustrated in Fig. 3. Referring to Fig. 3, in decision step 40 a test is performed to determine if a switchover condition has been detected. If a switchover condition has been detected, as illustrated in step 42, the transmission of data units already in transit to the active switch fabric is completed and subsequent data units are stored in the data buffers of respective input modules. As indicated in step 44, following detection of the switchover condition, idle cell counters are preset in each of the output modules. As illustrated in decision step 46, each received cell is tested at the respective output modules to ascertain whether the received cell is an idle cell. If the received cell is an idle cell, the limit counter is decremented for the respective output module as illustrated in step 50. If the received cell is not an idle cell, the limit counter in the respective output module is preset and control is again passed to decision step 46 to ascertain whether the next received cell is an idle cell. Following step 50, as illustrated in step 52, the limit counter is tested to determine whether at least a predetermined number of successive idle cells have been received in each of the output modules. If a predetermined number of successive idle cells have been received in all output modules, as illustrated in step 54, control passes to step 56. As depicted in step 56 the active switch fabric is deactivated and the standby switch is activated. Following the transfer of control from the former active switch fabric to the former standby switch fabric, the switchover condition signal (SYNC_TIME_L) is reset as depicted in step
58. Once the switchover condition signal is reset, data forwarding through the newly activated switch fabric commences as illustrated in step 60. Thereafter, as illustrated in step 40, the system continues to monitor the switchover condition signal for a switchover condition signal. In the foregoing manner, control is passed smoothly from one of the first and second switch fabrics to the other switch fabric without cell loss due to the switchover process. In another embodiment of the invention, the NREC signal is not employed and the complexity associated with the detection of a predetermined number of successive idle cells is avoided at the expense of enlarged data buffers 22. In this embodiment, after the assertion of the SYNC_TIME_L signal, the switch processor 28 waits for the worst case time period to assure full drainage of all data units from the switch fabric before initiating switchover.
In the event that the worst case wait technique is employed to assure full drainage of the switch fabric, the S A_L signal is driven to its opposite state to accomplish switchover following the passage of the predetermined time interval to accommodate the worst case switch fabric drainage period. As a consequence of the need to store incoming data units following assertion of the SYNC_TIME_L signal and prior to switch fabric switchover, when the worst case wait technique is employed greater input buffering is needed to avoid loss of incoming data units due to data overruns. Generally, the traffic through the switch fabric is not in a "many to one" traffic format in which a number of data units from various input modules are destined for a single output module and consequently, the worst case wait technique for assuring data unit drainage is disadvantageous for at least two reasons. First, the worst case wait technique requires larger data buffers 22 to be employed to store incoming data units during the prolonged period allocated for switch fabric drainage. Additionally, an additional time interval is interposed between the assertion of the S YNC_TIME_L signal and the actual switchover from the first switch fabric to the second switch fabric.
It will be appreciated that variations and modifications of the above described method and apparatus for performing switchover in a network switch will be apparent to those of ordinary skill in the art without departing from the inventive concepts described herein. Accordingly, the preferred embodiments described herein are to be viewed merely as illustrative, and not limiting, and the invention is to be limited solely by the scope and spirit of the appended claims.

Claims

CLAIMS What is claimed is:
1. A method for deactivating a first switch fabric in a network switch having first and second switch fabrics and for activating a second switch fabric in response to an indication of a switchover condition, wherein said network switch has a plurality of input modules for receiving data units over an corresponding input communications link, a plurality of output modules for forwarding data units received from said input communications links to an associated output communications links and wherein one of said first and second switch fabrics is operative to forward data units received at said input modules to selected ones of said output modules, said method comprising the steps of: in a first detecting step, detecting an indication of a switchover condition and in response to said detection of said switchover condition discontinuing the forwarding of data units received at said plurality of input modules to said first switch fabric; in a second detecting step, following detection of said indication of a switchover condition, at each of said output modules, detecting the absence of received data units being forwarded from said first switch fabric for a predetermined period and providing an indication of such absence of received data units to a network switch processor; in a third detecting step, detecting at said network switch processor the absence of received data units at all of said output modules for at least a predetermined period and, in response thereto deactivating said first switch fabric and activating said second switch fabric; and following said third detecting step, forwarding data units stored in respective data buffers of said input modules to said second switch fabric for transmittal to selected ones of said plurality of output modules.
2. The method of claim 1 wherein said second detecting step of detecting the absence of a received data units comprises the step of detecting receipt of at least a predetermined number of successive idle cells at each of said output modules.
3. The method of claim 1 wherein said data units comprise fixed length data units.
4. The method of claim 1 wherein said fixed length data units comprise Asynchronous Transfer Mode (ATM) cells.
5. The method of claim 4 wherein in said second detecting step, said step of detecting the absence of a received data units comprises the step of detecting at least a predetermined number of idle cells at each of said output modules.
6. The method of claim 5 wherein said step of detecting at said network switch processor the absence of received data units at all of said output modules for at least a predetermined period comprises detecting at said network switch at least one signal which indicates that at least a predetermined number of idle cells have been received at each of said output modules following the detection of said indication of said switchover condition.
7. The method of claim 1 wherein said step of detecting a switchover condition comprises the step of detecting an abnormality in the operation said first switch fabric.
8. The method of claim 1 wherein said step of detecting a switchover condition comprises one of detecting an abnormality in the operation of said first switch fabric and detecting an indication from a user that switch fabric switchover should occur.
9. A method for deactivating a first switch fabric in a network switch having first and second switch fabrics and for activating a second switch fabric in response to an indication of a switchover condition, wherein said network switch has a plurality of input modules for receiving data units over an corresponding input communications link, a plurality of output modules for forwarding data units received from said input communications links to one or more of said output communications links and wherein one of said first and second switch fabrics is operative to forward data units, said method comprising the steps of: detecting an indication of a switchover condition and, in response to said detection; discontinuing the forwarding of data units received at said plurality of input modules to said first switch fabric, and storing in data buffers associated with each of said input modules, data units received at respective input modules following detection of said switchover condition; detecting a predetermined event following the detection of said switchover condition and in response thereto; deactivating said first switch fabric; activating said second switch fabric; and initiating the forwarding of data units through said second switch fabric.
10. The method of claim 9 wherein said step of detecting a predetermined event comprises the step of detecting the passage of a predetermined time interval.
11. The method of claim 10 wherein said step of detecting the passage of a predetermined time interval comprises the step of detecting the passage of a time interval corresponding to the time required for the forwarding of a predetermined number of data units from at least one of said input modules to at least one of said output modules.
12. The method of claim 11 wherein said data units comprise ATM cells.
13. A network switch comprising: a plurality of input modules, each input module being operative to receive data units over a respective communications link; a plurality of output modules; a plurality of data buffers associated with respective input modules for storing data units received by the respective input modules; a switch processor being operative to provide a control signal having at least a first and second state; at least first and second switch fabrics, said first and second switch fabrics being each being operative to forward data units received at said plurality of input modules to selected ones of said plurality of said output modules when said control signal is in said first and second state respectively and to discontinue the forwarding of data units received at said plurality of input modules to selected ones of said plurality of output modules when said control signal is in said second and first state respectively, wherein one of said first and second switch fabrics is operative when said control signal is in one of said first and second states and the other of said first and second switch fabrics is operative when said control signal is in the other of said at least first and second states;
said input modules being operative in response to a signal indicative of a switchover condition to cease transmission on data units from said input modules to said output modules through the operative one of said switch fabrics and to accumulate in the respective data buffers, data units received after recognition of said signal indicative of said switchover condition; said output modules each being operative in response to said signal indicative of a switchover condition to activate a first character recognition signal upon receipt from the operative switch fabric of predetermined number of successive data units having a first predetermined value; said switch processor being responsive to said first character recognition signals and an indication that all of said output modules have received at least said predetermined number of data units having said first predetermined value to cause said control signal to change from one of said first and second states to the other of said first and second states; and said switch processor being further operative to cause said input modules to reinitiate forwarding of data units accumulated in respective data buffers of said input modules following the change in state of said control signal so as to complete transfer of switch fabric operation from one of said at least first and second switch fabrics to the other of said at least first and second switch fabrics.
14. The network switch of claim 13 wherein said data units each have a fixed length.
15. The network switch of claim 14 wherein said data units comprise asynchronous transfer mode (ATM) cells.
16. The network switch of claim 15 wherein said input modules are operative to complete the forwarding through the operative switch fabric of any ATM cells in transit upon receipt of said signal indicative of a switchover condition and to cease forwarding of cells received at respective input modules but not yet forwarded to said operative switch fabric upon receipt of said signal indicative of said switchover condition.
17. The network switch of claim 15 wherein said data units data units having said first predetermined value comprise idle cells.
18. A network switch comprising: a plurality of input modules, each input module being operative to receive data units over a respective communications link; a plurality of output modules; a plurality of data buffers associated with respective input modules for storing data units received by the respective input modules; a switch processor being operative to provide a control signal having at least a first and second state;
at least first and second switch fabrics; said first and second switch fabrics each being capable of forwarding data units received at said plurality of input modules to selected ones of said plurality of said output modules when said control signal is in said first and second state respectively and to discontinue the forwarding of data units received at said plurality of input modules to selected ones of said plurality of output modules when said control signal is in said second and first state respectively, wherein one of said first and second switch fabrics is operative when said control signal is in one of said first and second states and the other of said first and second switch fabrics is operative when said control signal is in the other of said at least first and second states; said input modules being operative in response to a signal indicative of a switchover condition to cease transmission on data units from said input modules to said output modules through the operative one of said switch fabrics and to accumulate in the respective data buffers, data units received at the respective input I.O modules after recognition of said signal indicative of said switchover condition; said output modules each being operative in response to said signal indicative of a switchover condition to activate a first character recognition signal upon receipt from the operative switch fabric of predetermined number of successive data units having a first predetermined value; said switch processor being operative in response to the passage of a predetermined time period following receipt of said signal indicative of said switch second states to the other of said first and second states; and said switch processor being further operative to cause said input modules to reinitiate forwarding of data units accumulated in respective data buffers of said input modules following the change in state of said control signal.
19. The network switch of claim 18 wherein said data units each have a fixed length.
20. The network switch of claim 14 wherein said data units comprise asynchronous transfer mode (ATM) cells.
21. The network switch of claim 20 wherein said input modules are operative to complete the forwarding through the respective switch fabric of any ATM cells in transit upon receipt of said signal indicative of a switchover condition and to cease forwarding of cells received at respective input modules but not yet forwarded to said operative switch fabric upon receipt of said signal indicative of said switchover condition.
22. The network switch of claim 18 wherein said predetermined time period corresponds to a time period specified to assure that all data units which have been forwarded from respective input modules have drained from said operative one of said at least first and second switch fabrics.
PCT/US1997/022456 1996-12-12 1997-12-09 Switch fabric switchover in an atm network switch WO1998026611A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU55957/98A AU5595798A (en) 1996-12-12 1997-12-09 Switch fabric switchover in an atm network switch

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US76642396A 1996-12-12 1996-12-12
US08/766,423 1996-12-12

Publications (2)

Publication Number Publication Date
WO1998026611A2 true WO1998026611A2 (en) 1998-06-18
WO1998026611A3 WO1998026611A3 (en) 1998-09-03

Family

ID=25076376

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/022456 WO1998026611A2 (en) 1996-12-12 1997-12-09 Switch fabric switchover in an atm network switch

Country Status (2)

Country Link
AU (1) AU5595798A (en)
WO (1) WO1998026611A2 (en)

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1047227A2 (en) * 1999-04-23 2000-10-25 Nec Corporation ATM switching system
US6332198B1 (en) 2000-05-20 2001-12-18 Equipe Communications Corporation Network device for supporting multiple redundancy schemes
WO2002033912A1 (en) * 2000-10-16 2002-04-25 Telefonaktiebolaget L M Ericsson (Publ) Synchronous change of switchplane
GB2383509A (en) * 2001-12-21 2003-06-25 Agere Systems Inc Switching between active and standby switch fabrics with no loss of data
US6601186B1 (en) 2000-05-20 2003-07-29 Equipe Communications Corporation Independent restoration of control plane and data plane functions
US6639910B1 (en) 2000-05-20 2003-10-28 Equipe Communications Corporation Functional separation of internal and external controls in network devices
US6654903B1 (en) 2000-05-20 2003-11-25 Equipe Communications Corporation Vertical fault isolation in a computer system
US6658579B1 (en) 2000-05-20 2003-12-02 Equipe Communications Corporation Network device with local timing systems for automatic selection between redundant, synchronous central timing systems
US6671699B1 (en) 2000-05-20 2003-12-30 Equipe Communications Corporation Shared database usage in network devices
US6708291B1 (en) 2000-05-20 2004-03-16 Equipe Communications Corporation Hierarchical fault descriptors in computer systems
US6715097B1 (en) 2000-05-20 2004-03-30 Equipe Communications Corporation Hierarchical fault management in computer systems
US6742134B1 (en) 2000-05-20 2004-05-25 Equipe Communications Corporation Maintaining a local backup for data plane processes
US6760339B1 (en) 2000-05-20 2004-07-06 Equipe Communications Corporation Multi-layer network device in one telecommunications rack
US6868092B1 (en) 2000-05-20 2005-03-15 Ciena Corporation Network device with embedded timing synchronization
US6876652B1 (en) 2000-05-20 2005-04-05 Ciena Corporation Network device with a distributed switch fabric timing system
US6880086B2 (en) 2000-05-20 2005-04-12 Ciena Corporation Signatures for facilitating hot upgrades of modular software components
US6934749B1 (en) 2000-05-20 2005-08-23 Ciena Corporation Tracking distributed data retrieval in a network device
US7020696B1 (en) 2000-05-20 2006-03-28 Ciena Corp. Distributed user management information in telecommunications networks
US7039046B1 (en) 2000-05-20 2006-05-02 Ciena Corporation Network device including central and distributed switch fabric subsystems
US7051097B1 (en) 2000-05-20 2006-05-23 Ciena Corporation Embedded database for computer system management
US7054272B1 (en) 2000-07-11 2006-05-30 Ciena Corporation Upper layer network device including a physical layer test port
US7062642B1 (en) 2000-05-20 2006-06-13 Ciena Corporation Policy based provisioning of network device resources
US7111053B1 (en) 2000-05-20 2006-09-19 Ciena Corporation Template-driven management of telecommunications network via utilization of operations support services clients
US7130870B1 (en) 2000-05-20 2006-10-31 Ciena Corporation Method for upgrading embedded configuration databases
US7143153B1 (en) 2000-11-09 2006-11-28 Ciena Corporation Internal network device dynamic health monitoring
US7222147B1 (en) 2000-05-20 2007-05-22 Ciena Corporation Processing network management data in accordance with metadata files
US7225244B2 (en) 2000-05-20 2007-05-29 Ciena Corporation Common command interface
US7225240B1 (en) 2000-05-20 2007-05-29 Ciena Corporation Decoupling processes from hardware with logical identifiers
US7240364B1 (en) 2000-05-20 2007-07-03 Ciena Corporation Network device identity authentication
US7263597B2 (en) 2001-04-19 2007-08-28 Ciena Corporation Network device including dedicated resources control plane
US7266595B1 (en) 2000-05-20 2007-09-04 Ciena Corporation Accessing network device data through user profiles
US7349960B1 (en) 2000-05-20 2008-03-25 Ciena Corporation Throttling distributed statistical data retrieval in a network device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5072440A (en) * 1989-03-01 1991-12-10 Fujitsu Limited Self-routing switching system having dual self-routing switch module network structure
US5274633A (en) * 1989-11-29 1993-12-28 Fujitsu Limited Switching system for ATM dual switch system
US5325358A (en) * 1989-03-03 1994-06-28 Siemens Aktiengesellschaft Method and circuit arrangement for transmitting message packets via packet switching equipment, the message packets being transmitted on output trunks
US5414696A (en) * 1991-11-15 1995-05-09 Mitsubishi Denki Kabushiki Kaisha Cell exchanging apparatus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5072440A (en) * 1989-03-01 1991-12-10 Fujitsu Limited Self-routing switching system having dual self-routing switch module network structure
US5325358A (en) * 1989-03-03 1994-06-28 Siemens Aktiengesellschaft Method and circuit arrangement for transmitting message packets via packet switching equipment, the message packets being transmitted on output trunks
US5274633A (en) * 1989-11-29 1993-12-28 Fujitsu Limited Switching system for ATM dual switch system
US5414696A (en) * 1991-11-15 1995-05-09 Mitsubishi Denki Kabushiki Kaisha Cell exchanging apparatus

Cited By (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1047227A3 (en) * 1999-04-23 2003-07-16 Nec Corporation ATM switching system
US6697327B1 (en) 1999-04-23 2004-02-24 Nec Corporation ATM switching system
EP1047227A2 (en) * 1999-04-23 2000-10-25 Nec Corporation ATM switching system
US7266595B1 (en) 2000-05-20 2007-09-04 Ciena Corporation Accessing network device data through user profiles
US6654903B1 (en) 2000-05-20 2003-11-25 Equipe Communications Corporation Vertical fault isolation in a computer system
US6868092B1 (en) 2000-05-20 2005-03-15 Ciena Corporation Network device with embedded timing synchronization
US6639910B1 (en) 2000-05-20 2003-10-28 Equipe Communications Corporation Functional separation of internal and external controls in network devices
US6876652B1 (en) 2000-05-20 2005-04-05 Ciena Corporation Network device with a distributed switch fabric timing system
US6658579B1 (en) 2000-05-20 2003-12-02 Equipe Communications Corporation Network device with local timing systems for automatic selection between redundant, synchronous central timing systems
US6671699B1 (en) 2000-05-20 2003-12-30 Equipe Communications Corporation Shared database usage in network devices
US7349960B1 (en) 2000-05-20 2008-03-25 Ciena Corporation Throttling distributed statistical data retrieval in a network device
US6332198B1 (en) 2000-05-20 2001-12-18 Equipe Communications Corporation Network device for supporting multiple redundancy schemes
US6708291B1 (en) 2000-05-20 2004-03-16 Equipe Communications Corporation Hierarchical fault descriptors in computer systems
US6715097B1 (en) 2000-05-20 2004-03-30 Equipe Communications Corporation Hierarchical fault management in computer systems
US6880086B2 (en) 2000-05-20 2005-04-12 Ciena Corporation Signatures for facilitating hot upgrades of modular software components
US6760339B1 (en) 2000-05-20 2004-07-06 Equipe Communications Corporation Multi-layer network device in one telecommunications rack
US7225244B2 (en) 2000-05-20 2007-05-29 Ciena Corporation Common command interface
US6601186B1 (en) 2000-05-20 2003-07-29 Equipe Communications Corporation Independent restoration of control plane and data plane functions
US7280529B1 (en) 2000-05-20 2007-10-09 Ciena Corporation Providing network management access through user profiles
US6742134B1 (en) 2000-05-20 2004-05-25 Equipe Communications Corporation Maintaining a local backup for data plane processes
US6930890B1 (en) 2000-05-20 2005-08-16 Ciena Corporation Network device including reverse orientated modules
US6934749B1 (en) 2000-05-20 2005-08-23 Ciena Corporation Tracking distributed data retrieval in a network device
US7020696B1 (en) 2000-05-20 2006-03-28 Ciena Corp. Distributed user management information in telecommunications networks
US7039046B1 (en) 2000-05-20 2006-05-02 Ciena Corporation Network device including central and distributed switch fabric subsystems
US7051097B1 (en) 2000-05-20 2006-05-23 Ciena Corporation Embedded database for computer system management
US7222147B1 (en) 2000-05-20 2007-05-22 Ciena Corporation Processing network management data in accordance with metadata files
US7240364B1 (en) 2000-05-20 2007-07-03 Ciena Corporation Network device identity authentication
US7062642B1 (en) 2000-05-20 2006-06-13 Ciena Corporation Policy based provisioning of network device resources
US7111053B1 (en) 2000-05-20 2006-09-19 Ciena Corporation Template-driven management of telecommunications network via utilization of operations support services clients
US7130870B1 (en) 2000-05-20 2006-10-31 Ciena Corporation Method for upgrading embedded configuration databases
US7225240B1 (en) 2000-05-20 2007-05-29 Ciena Corporation Decoupling processes from hardware with logical identifiers
US7054272B1 (en) 2000-07-11 2006-05-30 Ciena Corporation Upper layer network device including a physical layer test port
CN1470117A (en) * 2000-10-16 2004-01-21 ����ɭ�绰�ɷ����޹�˾ Synchronous change of switchplane
US7054263B1 (en) 2000-10-16 2006-05-30 Telefonaktiebolaget Lm Ericsson (Publ) Synchronous change of switchplane
WO2002033912A1 (en) * 2000-10-16 2002-04-25 Telefonaktiebolaget L M Ericsson (Publ) Synchronous change of switchplane
CN1470117B (en) * 2000-10-16 2013-03-13 艾利森电话股份有限公司 Method and device for operating multi-plane cell switch node
US7143153B1 (en) 2000-11-09 2006-11-28 Ciena Corporation Internal network device dynamic health monitoring
US7263597B2 (en) 2001-04-19 2007-08-28 Ciena Corporation Network device including dedicated resources control plane
GB2383509B (en) * 2001-12-21 2005-03-09 Agere Systems Inc Method and apparatus for switching between active and standby switch fabrics with no loss of data
GB2383509A (en) * 2001-12-21 2003-06-25 Agere Systems Inc Switching between active and standby switch fabrics with no loss of data
US7313089B2 (en) 2001-12-21 2007-12-25 Agere Systems Inc. Method and apparatus for switching between active and standby switch fabrics with no loss of data

Also Published As

Publication number Publication date
AU5595798A (en) 1998-07-03
WO1998026611A3 (en) 1998-09-03

Similar Documents

Publication Publication Date Title
WO1998026611A2 (en) Switch fabric switchover in an atm network switch
JP3003051B2 (en) ATM switch with dual switch plane operation
US20020141344A1 (en) Controlled switchover of unicast and multicast data flows in a packet based switching system
JP3004477B2 (en) Synchronization decision system for duplicate memory
US5315581A (en) Hit-less protection switching method and apparatus for ATM transmission lines
US5793510A (en) Parallel optical transmission system and optical transmission apparatus
JP2000092065A (en) Transmission route switch device
JP3152965B2 (en) Packet Autorouting and Multipath Switching Networks for Asynchronous Time Division Multiplexing Packet Switching
EP0601853B1 (en) line accommodation circuit and method for switch changeover when a fault is detected
JP2001298457A (en) Header conversion circuit for line switching of atm switch and header conversion method used for the same
JPH02246646A (en) Self-routing exchange system
JPH0746250A (en) Uninterruptible transmitter
JP2795375B2 (en) ATM switching device and method for switching between active and standby
JP3250778B2 (en) Short instantaneous interruption switching circuit and instantaneous interruption switching circuit
US7414965B2 (en) Hitless protection switching
JP3045144B2 (en) ATM switch
JP3076456B2 (en) Synchronous control method
JPH08181697A (en) Uninterruptible transmitter
JPH11331374A (en) Crossbar switch device and its redundancy method
JPH0795213A (en) System switching device for digital exchange switch
US20040199819A1 (en) Method for fast and local error correction in the event of the failure of individual physical corrections in bundled communication connections and communication system device for carrying out the method
KR100310241B1 (en) Device for diagnosing fault state of asymmetric digital subscriber interface boad
JP2768762B2 (en) switch
JP3075342B2 (en) ATM best effort service providing method using spare bandwidth
JP3561865B2 (en) Intra-device congestion notification method for redundant devices

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AU CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

122 Ep: pct application non-entry in european phase