WO1998052220A1 - Procede de production d'un boitier pour semi-conducteur et systeme de carte de circuits - Google Patents
Procede de production d'un boitier pour semi-conducteur et systeme de carte de circuits Download PDFInfo
- Publication number
- WO1998052220A1 WO1998052220A1 PCT/JP1998/001905 JP9801905W WO9852220A1 WO 1998052220 A1 WO1998052220 A1 WO 1998052220A1 JP 9801905 W JP9801905 W JP 9801905W WO 9852220 A1 WO9852220 A1 WO 9852220A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor package
- circuit board
- board assembly
- manufacturing semiconductor
- assembly
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 title abstract 2
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000007789 sealing Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/32—Holders for supporting the complete device in operation, i.e. detachable fixtures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98917679.7A EP0932198B1 (en) | 1997-05-09 | 1998-04-24 | Process for manufacturing semiconductor package and circuit board assembly |
US09/194,735 US6365438B1 (en) | 1997-05-09 | 1998-04-24 | Process for manufacturing semiconductor package and circuit board assembly |
Applications Claiming Priority (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9/119220 | 1997-05-09 | ||
JP11922097A JP4115553B2 (ja) | 1997-05-09 | 1997-05-09 | 半導体パッケージの製造方法 |
JP9/158688 | 1997-06-16 | ||
JP15868897A JP4115556B2 (ja) | 1997-06-16 | 1997-06-16 | 半導体パッケージの製造方法 |
JP9/158689 | 1997-06-16 | ||
JP15868997A JP4115557B2 (ja) | 1997-06-16 | 1997-06-16 | 半導体パッケージの製造方法 |
JP25650397A JP4115560B2 (ja) | 1997-09-22 | 1997-09-22 | 半導体パッケージの製造方法 |
JP9/256503 | 1997-09-22 | ||
JP9/295317 | 1997-10-28 | ||
JP29531797A JP3964515B2 (ja) | 1997-10-28 | 1997-10-28 | 半導体装置の切断分離方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998052220A1 true WO1998052220A1 (fr) | 1998-11-19 |
Family
ID=27526829
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1998/001905 WO1998052220A1 (fr) | 1997-05-09 | 1998-04-24 | Procede de production d'un boitier pour semi-conducteur et systeme de carte de circuits |
Country Status (7)
Country | Link |
---|---|
US (1) | US6365438B1 (ja) |
EP (2) | EP0932198B1 (ja) |
KR (1) | KR100568571B1 (ja) |
CN (1) | CN1185702C (ja) |
MY (1) | MY123937A (ja) |
TW (1) | TW395033B (ja) |
WO (1) | WO1998052220A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1028459A2 (en) | 1999-02-09 | 2000-08-16 | SANYO ELECTRIC Co., Ltd. | Method of fabricating semiconductor device |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19804068C2 (de) * | 1998-02-04 | 2000-09-14 | Bosch Gmbh Robert | Verfahren zur Aktivierung von Funktionen eines elektrischen Geräts |
JP4073098B2 (ja) | 1998-11-18 | 2008-04-09 | 三洋電機株式会社 | 半導体装置の製造方法 |
US20020014702A1 (en) | 2000-03-10 | 2002-02-07 | Nazir Ahmad | Packaging structure and method |
US6465338B1 (en) * | 2000-07-10 | 2002-10-15 | Lsi Logic Corporation | Method of planarizing die solder balls by employing a die's weight |
JP2002076040A (ja) * | 2000-08-30 | 2002-03-15 | Hitachi Ltd | 半導体装置及びその製造方法 |
KR20020031716A (ko) * | 2000-10-23 | 2002-05-03 | 마이클 디. 오브라이언 | 반도체 패키지의 싱귤레이션 방법 |
JP2002134650A (ja) * | 2000-10-23 | 2002-05-10 | Rohm Co Ltd | 半導体装置およびその製造方法 |
JP3683179B2 (ja) * | 2000-12-26 | 2005-08-17 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
US6669805B2 (en) * | 2001-02-16 | 2003-12-30 | International Business Machines Corporation | Drill stack formation |
US6551863B2 (en) * | 2001-08-30 | 2003-04-22 | Micron Technology, Inc. | Flip chip dip coating encapsulant |
JP3861669B2 (ja) * | 2001-11-22 | 2006-12-20 | ソニー株式会社 | マルチチップ回路モジュールの製造方法 |
JP4082097B2 (ja) * | 2002-06-12 | 2008-04-30 | 日本電気株式会社 | 半導体装置用ソケット及び半導体装置接続方法 |
JP2004055860A (ja) * | 2002-07-22 | 2004-02-19 | Renesas Technology Corp | 半導体装置の製造方法 |
US6964881B2 (en) * | 2002-08-27 | 2005-11-15 | Micron Technology, Inc. | Multi-chip wafer level system packages and methods of forming same |
US7135780B2 (en) * | 2003-02-12 | 2006-11-14 | Micron Technology, Inc. | Semiconductor substrate for build-up packages |
KR100994768B1 (ko) * | 2003-12-08 | 2010-11-16 | 삼성전자주식회사 | 동영상 부호화를 위한 움직임 추정 방법 및 이를 구현하기위한 프로그램이 기록된 기록 매체 |
WO2005073902A1 (ja) * | 2003-12-26 | 2005-08-11 | Toray Engineering Co.,Ltd. | 電子回路基板中間部材、その製造方法、その製造装置、非接触idカード類の製造方法、およびその装置 |
JP2006059839A (ja) * | 2004-08-17 | 2006-03-02 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP2007095780A (ja) * | 2005-09-27 | 2007-04-12 | Oki Electric Ind Co Ltd | 半導体装置製造用治具と半導体装置製造方法 |
US8045333B2 (en) | 2008-01-14 | 2011-10-25 | Rosemount Inc. | Intrinsically safe compliant circuit element spacing |
JP5616047B2 (ja) * | 2009-10-19 | 2014-10-29 | 株式会社アドバンテスト | 製造装置、試験装置、製造方法および集積回路パッケージ |
JP2011119535A (ja) * | 2009-12-04 | 2011-06-16 | Renesas Electronics Corp | 半導体製造装置及び半導体装置の製造方法 |
CN102314538B (zh) * | 2011-09-20 | 2013-04-17 | 中国科学院微电子研究所 | 一种对容错存储单元的晶体管进行布局的方法 |
JP5802920B2 (ja) * | 2011-10-07 | 2015-11-04 | アキム株式会社 | 溶接装置 |
RU2507679C2 (ru) * | 2012-04-16 | 2014-02-20 | Виталий Яковлевич Подвигалкин | Объемный микроблок вакуумных интегральных схем логических свч-систем обратной волны |
CN111048529B (zh) * | 2019-12-25 | 2022-03-29 | 上海天马微电子有限公司 | 电路基板及其制作方法、显示基板 |
US11729915B1 (en) * | 2022-03-22 | 2023-08-15 | Tactotek Oy | Method for manufacturing a number of electrical nodes, electrical node module, electrical node, and multilayer structure |
WO2024054002A1 (ko) * | 2022-09-05 | 2024-03-14 | 주식회사 네패스라웨 | 반도체 패키지 및 반도체 패키지 제조 방법 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0864718A (ja) * | 1994-08-24 | 1996-03-08 | Hitachi Cable Ltd | Bga型半導体装置用基板およびbga型半導体装置の製造方法 |
JPH08153819A (ja) * | 1994-11-29 | 1996-06-11 | Citizen Watch Co Ltd | ボールグリッドアレイ型半導体パッケージの製造方法 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1003122A (en) * | 1973-04-30 | 1977-01-04 | Lewis H. Trevail | Method of making multiple isolated semiconductor chip units |
FR2596607A1 (fr) * | 1986-03-28 | 1987-10-02 | Bull Sa | Procede de montage d'un circuit integre sur une carte de circuits imprimes, boitier de circuit integre en resultant et ruban porteur de circuits integres pour la mise en oeuvre du procede |
JP2708191B2 (ja) * | 1988-09-20 | 1998-02-04 | 株式会社日立製作所 | 半導体装置 |
EP0360971A3 (en) * | 1988-08-31 | 1991-07-17 | Mitsui Mining & Smelting Co., Ltd. | Mounting substrate and its production method, and printed wiring board having connector function and its connection method |
US5341980A (en) * | 1990-02-19 | 1994-08-30 | Hitachi, Ltd. | Method of fabricating electronic circuit device and apparatus for performing the same method |
US5353498A (en) * | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
SG68542A1 (en) * | 1993-06-04 | 1999-11-16 | Seiko Epson Corp | Semiconductor device and manufacturing method thereof |
US5389182A (en) * | 1993-08-02 | 1995-02-14 | Texas Instruments Incorporated | Use of a saw frame with tape as a substrate carrier for wafer level backend processing |
US5435482A (en) * | 1994-02-04 | 1995-07-25 | Lsi Logic Corporation | Integrated circuit having a coplanar solder ball contact array |
CN1117395C (zh) * | 1994-03-18 | 2003-08-06 | 日立化成工业株式会社 | 半导体组件的制造方法及半导体组件 |
US5766972A (en) * | 1994-06-02 | 1998-06-16 | Mitsubishi Denki Kabushiki Kaisha | Method of making resin encapsulated semiconductor device with bump electrodes |
JP3541491B2 (ja) * | 1994-06-22 | 2004-07-14 | セイコーエプソン株式会社 | 電子部品 |
MY112145A (en) * | 1994-07-11 | 2001-04-30 | Ibm | Direct attachment of heat sink attached directly to flip chip using flexible epoxy |
US5872051A (en) * | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
JP3467611B2 (ja) * | 1995-09-29 | 2003-11-17 | 日本テキサス・インスツルメンツ株式会社 | 半導体装置の製造方法 |
US5766982A (en) * | 1996-03-07 | 1998-06-16 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
JP3079994B2 (ja) * | 1996-03-27 | 2000-08-21 | 日本電気株式会社 | 真空マイクロデバイス |
US5776798A (en) * | 1996-09-04 | 1998-07-07 | Motorola, Inc. | Semiconductor package and method thereof |
JPH10153819A (ja) | 1996-11-26 | 1998-06-09 | Olympus Optical Co Ltd | カメラ |
JP3877454B2 (ja) * | 1998-11-27 | 2007-02-07 | 三洋電機株式会社 | 半導体装置の製造方法 |
-
1998
- 1998-04-24 KR KR1019997000071A patent/KR100568571B1/ko not_active IP Right Cessation
- 1998-04-24 WO PCT/JP1998/001905 patent/WO1998052220A1/ja active IP Right Grant
- 1998-04-24 EP EP98917679.7A patent/EP0932198B1/en not_active Expired - Lifetime
- 1998-04-24 EP EP08167595.1A patent/EP2015359B1/en not_active Expired - Lifetime
- 1998-04-24 CN CNB988005794A patent/CN1185702C/zh not_active Expired - Lifetime
- 1998-04-24 US US09/194,735 patent/US6365438B1/en not_active Expired - Lifetime
- 1998-05-06 TW TW087106959A patent/TW395033B/zh not_active IP Right Cessation
- 1998-05-07 MY MYPI98002064A patent/MY123937A/en unknown
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0864718A (ja) * | 1994-08-24 | 1996-03-08 | Hitachi Cable Ltd | Bga型半導体装置用基板およびbga型半導体装置の製造方法 |
JPH08153819A (ja) * | 1994-11-29 | 1996-06-11 | Citizen Watch Co Ltd | ボールグリッドアレイ型半導体パッケージの製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1028459A2 (en) | 1999-02-09 | 2000-08-16 | SANYO ELECTRIC Co., Ltd. | Method of fabricating semiconductor device |
EP1028459A3 (en) * | 1999-02-09 | 2003-10-22 | SANYO ELECTRIC Co., Ltd. | Method of fabricating semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
KR100568571B1 (ko) | 2006-04-07 |
TW395033B (en) | 2000-06-21 |
KR20000023622A (ko) | 2000-04-25 |
EP0932198B1 (en) | 2015-12-09 |
MY123937A (en) | 2006-06-30 |
CN1185702C (zh) | 2005-01-19 |
CN1225750A (zh) | 1999-08-11 |
EP2015359A2 (en) | 2009-01-14 |
US6365438B1 (en) | 2002-04-02 |
EP0932198A4 (en) | 2005-01-12 |
EP0932198A1 (en) | 1999-07-28 |
EP2015359A3 (en) | 2010-10-06 |
EP2015359B1 (en) | 2015-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1998052220A1 (fr) | Procede de production d'un boitier pour semi-conducteur et systeme de carte de circuits | |
WO2002071481A8 (en) | Enhanced leadless chip carrier | |
EP0304263A3 (en) | Semiconductor chip assembly | |
MY117421A (en) | Integral design features for heatsink attach for electronic packages | |
EP0913866A4 (en) | ELECTRONIC COMPONENT AND SEMICONDUCTOR DEVICE, MANUFACTURING METHOD THEREOF, PRINTED CIRCUIT BOARD THUS EQUIPPED, AND ELECTRONIC EQUIPMENT COMPRISING SUCH A PRINTED CIRCUIT BOARD | |
EP1041633A4 (en) | SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, PRINTED CIRCUIT BOARD, ELECTRONIC DEVICE | |
EP0896368A4 (en) | FILM SUPPORT STRIP, SEMICONDUCTOR ASSEMBLY AND DEVICE, MANUFACTURING METHOD THEREOF, MOUNTING PLATE AND ELECTRONIC EQUIPMENT | |
CA2237819A1 (en) | A micromagnetic device for power processing applications and method of manufacture therefor | |
TW344873B (en) | Semiconductor device, manufacture thereof, and its mounting method | |
EP1051746A4 (en) | INTEGRATED CIRCUIT DEVICE | |
WO2003017324A3 (en) | Structure and method for fabrication of a leadless chip carrier with embedded inductor | |
EP1107307A4 (en) | SEMICONDUCTOR HOUSING, SEMICONDUCTOR DEVICE, ELECTRONIC ELEMENT AND PRODUCTION OF A SEMICONDUCTOR HOUSING | |
TW344109B (en) | Methods of making semiconductor devices | |
EP1107306A4 (en) | SEMICONDUCTOR HOUSING, SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR HOUSING | |
EP0769812A3 (en) | Method of manufacturing chip-size package-type semiconductor device | |
AU2854099A (en) | Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device | |
AU5819590A (en) | Improved thermal performance package for integrated circuit chip | |
EP0380906A3 (en) | Tape bonded semiconductor device | |
AU5495998A (en) | Electronic component, semiconductor device, manufacturing method therefor, circuit board and electronic equipment | |
WO2003003797A3 (en) | Structure and method for fabrication of a leadless multi-die carrier | |
EP2101349A3 (en) | Stackable layers containing encapsulated integrated circuit chips with one or more overlying interconnect layers and a method of making the same | |
AU1687300A (en) | Semiconductor chip, semiconductor device, circuit board and electronic equipmentand production methods for them | |
EP1111738A4 (en) | SEMICONDUCTOR DEVICE AND SUBSTRATE APPLYING THEREFOR | |
AU4624900A (en) | Method for manufacturing encapsulated electronical components | |
WO2004043130A3 (en) | Mechanically enhanced package and method of making same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 98800579.4 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09194735 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998917679 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019997000071 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1998917679 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019997000071 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019997000071 Country of ref document: KR |