WO1999017182A2 - Single-chip architecture for shared-memory router - Google Patents
Single-chip architecture for shared-memory router Download PDFInfo
- Publication number
- WO1999017182A2 WO1999017182A2 PCT/US1998/020627 US9820627W WO9917182A2 WO 1999017182 A2 WO1999017182 A2 WO 1999017182A2 US 9820627 W US9820627 W US 9820627W WO 9917182 A2 WO9917182 A2 WO 9917182A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- packets
- shared memory
- copying
- packet
- requests
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/205—Quality of Service based
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3018—Input queuing
Definitions
- This invention relates to a single-chip architecture for a shared-memory
- a "router” is a device which receives pack- ets on one or more input interfaces and which outputs those packets on one of a plural- ity of output interfaces, so as to move those packets within the network from a source device to a destination device.
- Each packet includes header information which indi- cates the destination device (and other information), and the router includes routing in- formation which associates an output interface with information about the destination device (possibly with other information).
- the router can also perform other operations on packets, such as rewriting the packets' headers according to their routing protocol or to reencapsulate the packets from a first routing protocol to a second routing protocol.
- routers It is advantageous for routers to operate as quickly as possible, so that as many packets as possible can be switched in a unit time. Because routers are nearly ubiquitous in packet-switched networks, it is also advantageous for routers to occupy as little space as possible and to be easily integrated into a networking system. For exam- pie, implementing a router on a single chip (that is, a single integrated circuit) would be particularly advantageous.
- the invention provides a single-chip router.
- the router includes a memory
- 19 memory are multiplexed and prioritized. Packet reception is performed with relatively
- the single-chip router includes circuits for seri-
- the single-chip router includes circuits for queuing output packets for transmission at an output port, receiving packet forwarding information from the SRAM in a parallel format, and converting packet header information from output packets into a serial format for transmission.
- the single-chip router also includes a region in its shared memory for a packet forwarding table, and circuits for performing forwarding lookup responsive to packet header infor- mation.
- Figure 1 shows a block diagram of a system including a single-chip router.
- Figure 2 shows a process flow diagram of a method for operating a system including a single-chip router.
- Figure 1 shows a block diagram of a system including a single-chip router.
- a system 100 includes a single-chip router 110, a memory 120 coupled to the router 110 using a memory bus 121, and a processor 130 coupled to the router 110 using a processor bus 131.
- the router 110 includes a plurality of input ports 111, a plurality of output ports 112, a memory port 113 coupled to the memory bus 121, a processor port 114 cou- pled to the processor bus 131, and a set of internal memory and internal processing cir- cuits integrated into a single monolithic integrated circuit on at least one side of a silicon die.
- the memory 120 includes an SRAM, and the memory bus 130 includes a 256 bit wide bus operating at about 125 megahertz, so as to provide 32 gigabits per second full duplex communication (that is, both to and from the memory 120).
- the memory 120 includes sufficient storage to record a set of packets 140 which are received from the input ports 111 and which are in transit to the output ports 112.
- the memory port 113 includes a memory data register 151 having 64 eight- bit bytes disposed in a set of four groups of 16 eight-bit bytes, and disposed for receiv- ing data from selected registers of the memory 120 (such as in memory read operations) and for transmitting data to selected registers of the memory 120 (such as in memory write operations).
- the memory port 113 also includes a memory address register 152 for selecting the registers of the memory 120 to be read or written.
- Each one of the input ports 111 is coupled to an input MAC circuit 161, for receiving a set of packets 140 from the input port 111, recognizing a MAC address of the sending device, recognizing a MAC address of the router 110 (as the receiving device), and coupling the packets 140 to an input packet queue 162.
- the input MAC circuit 161 receives the packets 140 in a bit serial format and outputs them to the input packet queue 162 as a sequence of eight-bit bytes.
- the input packet queue 162 includes a shift register, for receiving the se- quence of eight-bit bytes in serial from the input MAC circuit 161, and for transmitting a set of 256 bits (that is, 64 eight-bit bytes) in parallel to the memory data port 151.
- the input packet queue 162 is double-buffered; that is, it includes two separate shift registers, one of which can be reading packets 140 in serial from the input MAC circuit 161 while the other can be writing packets 140 in parallel to the memory data port 151.
- the input packet queue 162 is coupled to a receive request circuit 163, for determining that the packet 140 has been received (or partially received, if more than 256 bits in length), and for signalling the memory 120 to read the packet 140 from the ' input packet queue 162.
- the receive request circuit 163 is coupled to the memory ad- dress register 152 and to a control signal for the memory 120.
- each one of the output ports 112 is coupled to an output MAC circuit 171, for transmitting a set of packets 140 from the output port 112, adding a MAC address for the router 110 (as the sending device), adding a MAC address for the receiving device, and coupling the packets 140 from an output packet queue 172.
- the output MAC circuit 161 receives the packets 140 as a sequence of eight-bit bytes and outputs them from the output packet queue 172 in a bit serial format.
- the output packet queue 172 in- eludes a shift register, for receiving a set of 256 bits (that is, 64 eight-bit bytes) in parallel from the memory data port 151, and for transmitting a sequence of eight-bit bytes in se- rial to the output MAC circuit 171.
- the output packet queue 172 is double-buffered; that is, it includes two separate shift registers, one of which can be reading packets 140 in parallel from the memory data port 151 while the other can be writing packets 140 in serial to the output MAC circuit 171.
- the output packet queue 172 is coupled to a transmit request circuit 173, for determining that the packet 140- is ready to be transmitted (or partially ready, if more than 256 bits in length), and for signaling the memory 120 to write the packet 140 to the output packet queue 162.
- the transmit re- quest circuit 173 is coupled to the memory address register 152 and to a control signal for the memory 120.
- the input packet queue 162 is also coupled to a packet header queue 182, for isolating a packet header 141 for the packet 140 and for performing address lookup for that packet header 141.
- the packet header queue 182 re- ceives the packet header 141 in parallel from the input packet queue 162.
- the packet header queue 182 includes a shift register, for receiving a set of 256 bits (that is, 64 eight-bit bytes) in parallel from the input packet queue 162, and for coupling the packet header 141 to an address request circuit 183.
- the packet header queue 182 is double-buffered; that is, it includes two sepa- rate shift registers, one of which can be reading packet headers 141 in parallel from the input packet queue 162 while the other can be coupling packet headers 141 to the ad- dress request circuit 183.
- the address request circuit 183 includes a hash circuit 184 for determining a hash address for packet lookup in the memory 120.
- the hash circuit 184 is coupled to the memory address register 152 for supplying a hash address to the memory 120 for per- forming packet lookup.
- the address request circuit 183 is also coupled to a control sig- nal for the memory 120.
- the hash circuit 184 is responsive to a (source, destination) pair in the packet header 141, such as described in detail in the following co-pending patent applications: o U.S. Application Serial No. 08/581,134, titled “Method For Traffic Management, Traffic Prioritization, Access Control, and Packet Forwarding in a Datagram Com- puter Network", filed December 29, 1995, in the name of inventors David R. Cheriton and Andreas V. Bechtolsheim, assigned to Cisco Technology, Inc., at- torney docket number CIS-019;
- the memory 120 responds to the hash address by delivering a set of packet lookup information to the memory data register 151, which is coupled to the packet header queue 182.
- the address request circuit 183 also includes a comparator 185 for determining which of several packet lookup responses coupled to the packet header queue 182 is associated with the actual packet header 141.
- the packet header queue 182 is also coupled to the processor bus 131, for coupling packet headers 141 and packet lookup information to the processor 130 for extraordinary processing.
- the packet header 141 is coupled to the processor 130 for ex- traordinary processing.
- such extraordinary processing can include en- hanced packet forwarding and traffic management services such as access control, mul- ticast packet processing, random early discard, and other known packet processing services.
- Figure 2 shows a process flow diagram of a method for operating a system including a single-chip router.
- a method 200 includes a set of flow points to be noted, and steps to be executed, cooperatively by the system 100, including the router 110, the memory 120, and the processor 130.
- a flow point 210 an incoming packet 140 is received at one of the input ports 111.
- the input MAC circuit 161 receives the packet 140 and both recognizes the MAC address for the sending device, and confirms that the MAC address for the receiving device is the router 110.
- the input packet queue 162 receives the packet 140.
- the receive request circuit 163 determines a location in the memory 120 for the packet 140, and signals the memory 120 to receive the packet 140.
- the packet 140 is read into the shared memory 120 from the input packet queue 162.
- the packet 140 is ready to be routed.
- the packet header 141 for the packet 140 is coupled from the input packet queue 162 to the packet header queue 182.
- the hash circuit 184 determines a hash address for the (source, destination) pair in the packet header 141, as described in the Netflow Switch- ing Disclosures, hereby incorporated by reference.
- the address request circuit 163 couples the packet header 151 to the memory data register 151, couples the hash address to the memory address register 152, and signals the memory 120 to perform a packet address lookup.
- the memory 120 performs the packet address lookup and returns its packet lookup results to the memory data register 151.
- the memory 120 is disposed as a four- way set-associative memory responsive to the hash address provided by the hash circuit 184, so there are four packet lookup results.
- the comparator 185 determines which one of the four packet lookup results is valid for the (source, destination) pair in the packet header 141, and se- lects that one of the four packet lookup results for packet forwarding.
- the packet 140 is ready to be transmitted in response to the packet lookup results.
- the transmit request circuit 173 determines the location in the memory 120 for the packet 140, and signals the memory 120 to transmit the packet 140.
- the packet 140 is read from the shared memory 120 into the transmit packet queue 172.
- the output MAC circuit 171 both recognizes the MAC ad- dress for the sending device, and adds the MAC address for the receiving device (the router 110 itself), and transmits the outgoing packet 140 on the output port 112.
- the router 110 operates with regard to each packet 140 using a parallel pipeline. Thus, a first packet 140 is being received while a second packet is being trans- mitted while a third packet 140 is having a packet lookup performed.
- the memory 120 has two regions (a packet buffer region for incoming and outgoing packets 140, and a packet header region for packet header lookup), each of which is intended to be accessed rapidly and often. However, multiple accesses to the memory 120 do not occur simultaneously; instead they are multiplexed so that accesses to these regions are each serviced often by the memory 120, and prioritized so that ac- Switchs to these regions can each be serviced rapidly by the router 110.
- packet reception is performed with relatively high priority
- packet transmission is performed with medium priority
- packet for- warding lookup is performed with relatively low priority
- Access requests by the receive request circuit 163 have the highest prior- ity, so that when requests for such accesses are received by the memory 120, they are processed before requests for accesses by other circuits. Thus, incoming packets are en- tered into and retrieved from the input packet queue 162 as quickly as possible, so that queuing at the input ports 111 of the router 110 is minimized.
- Access requests by the transmit request circuit 173 have medium priority (after requests by the receive request circuit 163 and before requests by the address re- quest circuit 183), so that when requests for such accesses are received by the memory 120, they are processed after requests for accesses by the receive request circuit 163 and before requests by the address request circuit 183.
- outgoing packets are entered into and retrieved from the output packet queue 172 as quickly as possible after incom- ing packets are processed.
- Access requests by the address request circuit 183 have the lowest priority, so that when requests for such accesses are received by the memory 120, they are proc- essed after requests for access by other circuits.
Abstract
The invention provides a single-chip method. The method includes a memory shared among packet buffers for receiving packets, packet buffers for transmitting packets, and packet header buffers for packet forwarding lookup. Accesses to that shared memory are multiplexed and prioritized. Packet reception is performed with relatively high priority, packet transmission is performed with medium priority, and packet forwarding lookup is performed with relatively low priority. The single-chip method includes circuits for serially receiving packet header information, converting that information into a parallel format for transmission to an SRAM for lookup, and queuing input packets for later forwarding at an output port. Similarly, the single-chip method includes circuits for queuing output packets for transmission at an output port, receiving packet forwarding information from the SRAM in a parallel format, and converting packet header information from output packets into a serial format for transmission. The single-chip method also includes a region in its shared memory for a packet forwarding table, and circuits for performing forwarding lookup responsive to packet header information.
Description
Title of the Invention
Single-Chip Architecture For Shared-Memory Router
This application claims priority of Provisional Application No. 60/060,628,
hereby incorporated by reference as if fully set forth herein.
Background of the Invention
1. Field of the Invention
This invention relates to a single-chip architecture for a shared-memory
router.
2. Related Art
In a packet-switched network, a "router" is a device which receives pack- ets on one or more input interfaces and which outputs those packets on one of a plural- ity of output interfaces, so as to move those packets within the network from a source device to a destination device. Each packet includes header information which indi- cates the destination device (and other information), and the router includes routing in- formation which associates an output interface with information about the destination device (possibly with other information). The router can also perform other operations on packets, such as rewriting the packets' headers according to their routing protocol or to reencapsulate the packets from a first routing protocol to a second routing protocol.
It is advantageous for routers to operate as quickly as possible, so that as many packets as possible can be switched in a unit time. Because routers are nearly ubiquitous in packet-switched networks, it is also advantageous for routers to occupy as little space as possible and to be easily integrated into a networking system. For exam- pie, implementing a router on a single chip (that is, a single integrated circuit) would be particularly advantageous.
In this regard, one problem which has arisen in the art is that individual in- tegrated circuits and their packages are relatively limited in resources needed to imple- ment a router. In particular, individual chips have only a relatively limited number of pins, a relatively limited die area, and a relatively limited amount of power available for operation. These limitations severely limit the possibility of providing a useful router on a single chip. Routing devices generally need relatively more input and output ports
1 (thus requiring relatively more pins), relatively more lookup table space (thus requiring
2 relatively larger die size for memory), relatively more packet buffering space (thus re-
3 quiring relatively larger die size for memory), and relatively more packets routed in unit
4 time (thus requiring relatively larger die size for processing ability and relatively larger
5 power dissipation for speed). 6
7 Accordingly, it would be advantageous to provide a single-chip router.
8 This advantage is achieved in an embodiment of the invention in which a router inte-
9 grated on a single chip shares memory among packet buffers for receiving packets,
I o packet buffers for transmitting packets, and packet header buffers for packet forwarding
I I lookup, and in which accesses to that shared memory are multiplexed and prioritized to 12 maximize throughput and minimize routing latency.
13
14 Summary of the Invention
1 5
16 The invention provides a single-chip router. The router includes a memory
17 shared among packet buffers for receiving packets, packet buffers for transmitting pack-
18 ets, and packet header buffers for packet forwarding lookup. Accesses to that shared
19 memory are multiplexed and prioritized. Packet reception is performed with relatively
20 high priority, packet transmission is performed with medium priority, and packet for-
21 warding lookup is performed with relatively low priority.
22
23 In a preferred embodiment, the single-chip router includes circuits for seri-
24 ally receiving packet header information, converting that information into a parallel for-
25 mat for transmission to an SRAM for lookup, and queuing input packets for later for-
warding at an output port. Similarly, in a preferred embodiment, the single-chip router includes circuits for queuing output packets for transmission at an output port, receiving packet forwarding information from the SRAM in a parallel format, and converting packet header information from output packets into a serial format for transmission. The single-chip router also includes a region in its shared memory for a packet forwarding table, and circuits for performing forwarding lookup responsive to packet header infor- mation.
Brief Description of the Drawings
Figure 1 shows a block diagram of a system including a single-chip router.
Figure 2 shows a process flow diagram of a method for operating a system including a single-chip router.
Detailed Description of the Preferred Embodiment
In the following description, a preferred embodiment of the invention is described with regard to preferred process steps and data structures. Those skilled in the art would recognize after perusal of this application that embodiments of the invention can be implemented using circuits adapted to particular process steps and data structures described herein, and that implementation of the process steps and data structures de- scribed herein would not require undue experimentation or further invention.
System Elements
Figure 1 shows a block diagram of a system including a single-chip router.
A system 100 includes a single-chip router 110, a memory 120 coupled to the router 110 using a memory bus 121, and a processor 130 coupled to the router 110 using a processor bus 131.
The router 110 includes a plurality of input ports 111, a plurality of output ports 112, a memory port 113 coupled to the memory bus 121, a processor port 114 cou- pled to the processor bus 131, and a set of internal memory and internal processing cir- cuits integrated into a single monolithic integrated circuit on at least one side of a silicon die.
In a preferred embodiment, the memory 120 includes an SRAM, and the memory bus 130 includes a 256 bit wide bus operating at about 125 megahertz, so as to provide 32 gigabits per second full duplex communication (that is, both to and from the memory 120). The memory 120 includes sufficient storage to record a set of packets 140 which are received from the input ports 111 and which are in transit to the output ports 112.
The memory port 113 includes a memory data register 151 having 64 eight- bit bytes disposed in a set of four groups of 16 eight-bit bytes, and disposed for receiv- ing data from selected registers of the memory 120 (such as in memory read operations) and for transmitting data to selected registers of the memory 120 (such as in memory
write operations). The memory port 113 also includes a memory address register 152 for selecting the registers of the memory 120 to be read or written.
Packet Receive Circuits
Each one of the input ports 111 is coupled to an input MAC circuit 161, for receiving a set of packets 140 from the input port 111, recognizing a MAC address of the sending device, recognizing a MAC address of the router 110 (as the receiving device), and coupling the packets 140 to an input packet queue 162. In a preferred embodiment, the input MAC circuit 161 receives the packets 140 in a bit serial format and outputs them to the input packet queue 162 as a sequence of eight-bit bytes.
The input packet queue 162 includes a shift register, for receiving the se- quence of eight-bit bytes in serial from the input MAC circuit 161, and for transmitting a set of 256 bits (that is, 64 eight-bit bytes) in parallel to the memory data port 151. In a preferred embodiment, the input packet queue 162 is double-buffered; that is, it includes two separate shift registers, one of which can be reading packets 140 in serial from the input MAC circuit 161 while the other can be writing packets 140 in parallel to the memory data port 151.
The input packet queue 162 is coupled to a receive request circuit 163, for determining that the packet 140 has been received (or partially received, if more than 256 bits in length), and for signalling the memory 120 to read the packet 140 from the ' input packet queue 162. The receive request circuit 163 is coupled to the memory ad- dress register 152 and to a control signal for the memory 120.
Packet Transmit Circuits
Similar to the input ports 111, each one of the output ports 112 is coupled to an output MAC circuit 171, for transmitting a set of packets 140 from the output port 112, adding a MAC address for the router 110 (as the sending device), adding a MAC address for the receiving device, and coupling the packets 140 from an output packet queue 172. In a preferred embodiment, the output MAC circuit 161 receives the packets 140 as a sequence of eight-bit bytes and outputs them from the output packet queue 172 in a bit serial format.
Similar to the input packet queue 162, the output packet queue 172 in- eludes a shift register, for receiving a set of 256 bits (that is, 64 eight-bit bytes) in parallel from the memory data port 151, and for transmitting a sequence of eight-bit bytes in se- rial to the output MAC circuit 171. In a preferred embodiment, the output packet queue 172 is double-buffered; that is, it includes two separate shift registers, one of which can be reading packets 140 in parallel from the memory data port 151 while the other can be writing packets 140 in serial to the output MAC circuit 171.
Similar to the input request circuit 163, the output packet queue 172 is coupled to a transmit request circuit 173, for determining that the packet 140- is ready to be transmitted (or partially ready, if more than 256 bits in length), and for signaling the memory 120 to write the packet 140 to the output packet queue 162. The transmit re- quest circuit 173 is coupled to the memory address register 152 and to a control signal for the memory 120.
Packet Address Lookup Circuits
The input packet queue 162 is also coupled to a packet header queue 182, for isolating a packet header 141 for the packet 140 and for performing address lookup for that packet header 141. In a preferred embodiment, the packet header queue 182 re- ceives the packet header 141 in parallel from the input packet queue 162.
The packet header queue 182 includes a shift register, for receiving a set of 256 bits (that is, 64 eight-bit bytes) in parallel from the input packet queue 162, and for coupling the packet header 141 to an address request circuit 183. In a preferred em- bodiment, the packet header queue 182 is double-buffered; that is, it includes two sepa- rate shift registers, one of which can be reading packet headers 141 in parallel from the input packet queue 162 while the other can be coupling packet headers 141 to the ad- dress request circuit 183.
The address request circuit 183 includes a hash circuit 184 for determining a hash address for packet lookup in the memory 120. The hash circuit 184 is coupled to the memory address register 152 for supplying a hash address to the memory 120 for per- forming packet lookup. The address request circuit 183 is also coupled to a control sig- nal for the memory 120.
In a preferred embodiment, the hash circuit 184 is responsive to a (source, destination) pair in the packet header 141, such as described in detail in the following co-pending patent applications:
o U.S. Application Serial No. 08/581,134, titled "Method For Traffic Management, Traffic Prioritization, Access Control, and Packet Forwarding in a Datagram Com- puter Network", filed December 29, 1995, in the name of inventors David R. Cheriton and Andreas V. Bechtolsheim, assigned to Cisco Technology, Inc., at- torney docket number CIS-019;
o U.S. Application Serial No. 08/655,429, titled "Network Flow Switching and Flow Data Export", filed May 28, 1996, in the name of inventors Darren Kerr and Barry Bruins, and assigned to Cisco Technology, Inc., attorney docket number CIS-016; and
o U.S. Application Serial No. 08/771,438, titled "Network Flow Switching and Flow Data Export", filed December 20, 1996, in the name of inventors Darren Kerr and Barry Bruins, assigned to Cisco Technology, Inc., attorney docket num- ber CIS-017.
These patent applications are collectively referred to herein as the "Netflow Switching Disclosures". Each of these applications is hereby incorporated by reference as if fully set forth herein.
The memory 120 responds to the hash address by delivering a set of packet lookup information to the memory data register 151, which is coupled to the packet header queue 182. The address request circuit 183 also includes a comparator
185 for determining which of several packet lookup responses coupled to the packet header queue 182 is associated with the actual packet header 141.
The packet header queue 182 is also coupled to the processor bus 131, for coupling packet headers 141 and packet lookup information to the processor 130 for extraordinary processing. Thus, when the router 110 is unable to process the packet 140, or processing the packet 140 requires more flexibility than available to the router 110 and the memory 120, the packet header 141 is coupled to the processor 130 for ex- traordinary processing.
In a preferred embodiment, such extraordinary processing can include en- hanced packet forwarding and traffic management services such as access control, mul- ticast packet processing, random early discard, and other known packet processing services.
System Operation
Figure 2 shows a process flow diagram of a method for operating a system including a single-chip router.
A method 200 includes a set of flow points to be noted, and steps to be executed, cooperatively by the system 100, including the router 110, the memory 120, and the processor 130.
At a flow point 210, an incoming packet 140 is received at one of the input ports 111.
At a step 221, the input MAC circuit 161 receives the packet 140 and both recognizes the MAC address for the sending device, and confirms that the MAC address for the receiving device is the router 110.
At a step 222, the input packet queue 162 receives the packet 140.
At a step 223, the receive request circuit 163 determines a location in the memory 120 for the packet 140, and signals the memory 120 to receive the packet 140.
At a step 224, the packet 140 is read into the shared memory 120 from the input packet queue 162.
At a flow point 230, the packet 140 is ready to be routed.
At a step 241, the packet header 141 for the packet 140 is coupled from the input packet queue 162 to the packet header queue 182.
At a step 242, the hash circuit 184 determines a hash address for the (source, destination) pair in the packet header 141, as described in the Netflow Switch- ing Disclosures, hereby incorporated by reference.
At a step 243, the address request circuit 163 couples the packet header 151 to the memory data register 151, couples the hash address to the memory address register 152, and signals the memory 120 to perform a packet address lookup.
At a step 244, the memory 120 performs the packet address lookup and returns its packet lookup results to the memory data register 151. In a preferred em- bodiment, the memory 120 is disposed as a four- way set-associative memory responsive to the hash address provided by the hash circuit 184, so there are four packet lookup results.
At a step 245, the comparator 185 determines which one of the four packet lookup results is valid for the (source, destination) pair in the packet header 141, and se- lects that one of the four packet lookup results for packet forwarding.
At a flow point 250, the packet 140 is ready to be transmitted in response to the packet lookup results.
At a step 261, the transmit request circuit 173 determines the location in the memory 120 for the packet 140, and signals the memory 120 to transmit the packet 140.
At a step 262, the packet 140 is read from the shared memory 120 into the transmit packet queue 172.
At a step 263, the output MAC circuit 171 both recognizes the MAC ad- dress for the sending device, and adds the MAC address for the receiving device (the router 110 itself), and transmits the outgoing packet 140 on the output port 112.
At a flow point 270, an outgoing packet has been transmitted at one of the output ports 112.
The router 110 operates with regard to each packet 140 using a parallel pipeline. Thus, a first packet 140 is being received while a second packet is being trans- mitted while a third packet 140 is having a packet lookup performed.
The memory 120 has two regions (a packet buffer region for incoming and outgoing packets 140, and a packet header region for packet header lookup), each of which is intended to be accessed rapidly and often. However, multiple accesses to the memory 120 do not occur simultaneously; instead they are multiplexed so that accesses to these regions are each serviced often by the memory 120, and prioritized so that ac- cesses to these regions can each be serviced rapidly by the router 110.
In a preferred embodiment, packet reception is performed with relatively high priority, packet transmission is performed with medium priority, and packet for- warding lookup is performed with relatively low priority.
Access requests by the receive request circuit 163 have the highest prior- ity, so that when requests for such accesses are received by the memory 120, they are processed before requests for accesses by other circuits. Thus, incoming packets are en-
tered into and retrieved from the input packet queue 162 as quickly as possible, so that queuing at the input ports 111 of the router 110 is minimized.
Access requests by the transmit request circuit 173 have medium priority (after requests by the receive request circuit 163 and before requests by the address re- quest circuit 183), so that when requests for such accesses are received by the memory 120, they are processed after requests for accesses by the receive request circuit 163 and before requests by the address request circuit 183. Thus, outgoing packets are entered into and retrieved from the output packet queue 172 as quickly as possible after incom- ing packets are processed.
Access requests by the address request circuit 183 have the lowest priority, so that when requests for such accesses are received by the memory 120, they are proc- essed after requests for access by other circuits.
Alternative Embodiments
Although preferred embodiments are disclosed herein, many variations are possible which remain within the concept, scope, and spirit of the invention, and these variations would become clear to those skilled in the art after perusal of this application.
Claims
L A router, including at least one port disposed for receiving packets; at least one port disposed for transmitting packets; and processing circuits integrated into a single monolithic integrated circuit on at least one side of a silicon die, said processing circuits including means for accessing a shared memory, said means including (a) circuits dis- posed for copying packets between at least one region of said shared memory and said processing circuits, and (b) circuits disposed for performing packet lookup in at least one region of said shared memory, said packet lookup being responsive to packet headers of said packets.
2. A router as in claim 1, wherein said at least one port disposed for re- ceiving packets includes a plurality of ports disposed for receiving packets.
3. A router as in claim 1, wherein said at least one port disposed for transmitting packets includes a plurality of ports disposed for transmitting packets.
4. A router as in claim 1, wherein said circuits disposed for copying packets include circuits for receiving packet information in a parallel format and con- verting that information into a serial format.
5. A router as in claim 1, wherein said circuits disposed for copying packets include circuits for receiving packet information in a serial format and convert- ing that information into a parallel format.
6. A router as in claim 1, wherein said means for accessing said shared memory includes circuits disposed for multiplexing and prioritizing requests for copying incoming packets to said shared memory, requests for copying outgoing packets from said shared memory, and requests for performing packet lookup.
7. A router as in claim 6, wherein said circuits disposed for multiplex- ing and prioritizing assign relatively high priority to said requests for copying incoming packets to said shared memory.
8. A router as in claim 6, wherein said circuits disposed for multiplex- ing and prioritizing assign relatively low priority to said requests for copying outgoing packets from said shared memory.
9. A router as in claim 6, wherein said circuits disposed for multiplex- ing and prioritizing assign priority to said requests in a manner so as to maximize throughput and minimize routing latency.
10. Apparatus including a shared memory, said shared memory including packet buffers for packets and packet lookup information; a router coupled to said shared memory, said router including processing circuits integrated into a single monolithic integrated circuit on at least one side of a sili- con die, said processing circuits including means for accessing said shared memory, said means including (a) circuits disposed for copying packets between at least one region of said shared memory and said processing circuits, and (b) circuits disposed for accessing said shared memory for performing packet lookup.
11. Apparatus as in claim 10, including a processor coupled to said router.
12. Apparatus as in claim 10, wherein said means for accessing said shared memory includes circuits disposed for multiplexing and prioritizing requests for copying incoming packets to said shared memory, requests for copying outgoing pack- ets from said shared memory, and requests for performing packet lookup.
13. Apparatus as in claim 12, wherein said circuits disposed for multi- plexing and prioritizing assign relatively high priority to said requests for copying in- coming packets to said shared memory.
14. Apparatus as in claim 12, wherein said circuits disposed for multi- plexing and prioritizing assign relatively low priority to said requests for copying out- going packets from said shared memory.
1 15. Apparatus as in claim 12, wherein said circuits disposed for multi-
2 plexing and prioritizing assign priority to said requests in a manner so as to maximize
3 throughput and minimize routing latency.
4
5 16. Apparatus as in claim 12, wherein said circuits disposed for copying
6 packets include circuits for receiving packet information in a parallel format and con-
7 verting that information into a serial format.
8
9 17. Apparatus as in claim 12, wherein said circuits disposed for copying
I o packets include circuits for receiving packet information in a serial format and convert-
I I ing that information into a parallel format.
12
13 18. A method, including the steps of
14 receiving packets using at least one input port;
15 transmitting packets using at least one output port; and
16 routing said packets from said at least one input port to said at least one
17 output port, using processing circuits integrated into a single monolithic integrated cir-
18 cuit on at least one side of a silicon die.
19
20 19. A method, including the steps of
21 receiving packets using at least one input port;
22 transmitting packets using at least one output port;
23 copying packets between at least one region of a shared memory and a set
24 of processing circuits integrated into a single monolithic integrated circuit on at least one
25 side of a silicon die; and performing packet lookup using said shared memory and said processing circuits.
20. A method as in claim 19, wherein said at least one input port in- eludes a plurality of ports disposed for receiving packets.
21. A method as in claim 19, wherein said at least one output port in- eludes a plurality of ports disposed for transmitting packets.
22. A method as in claim 19, wherein said step of copying packets in- eludes the steps of receiving packet information in a parallel format and converting that information into a serial format.
23. A method as in claim 19, wherein said step of copying packets in- eludes the steps of receiving packet information in a serial format and converting that information into a parallel format.
24. A method as in claim 19, wherein said steps of copying packets and performing packet lookup include the steps of multiplexing and prioritizing requests for copying incoming packets to said shared memory, requests for copying outgoing pack- ets from said shared memory, and requests for performing packet lookup.
25. A method as in claim 24, wherein said steps of multiplexing and pri- oritizing assign relatively high priority to said requests for copying incoming packets to said shared memory.
26. A method as in claim 24, wherein said steps of multiplexing and pri- oritizing assign relatively low priority to said requests for copying outgoing packets from said shared memory.
27. A method as in claim 24, wherein said steps of multiplexing and pri- oritizing assign priority to said requests in a manner so as to maximize throughput and minimize routing latency.
28. A method, including the steps of recording packets and packet lookup information in a shared memory; coupling processing circuits to said shared memory, said processing circuits being integrated into a single monolithic integrated circuit on at least one side of a sili- con die, said processing circuits including (a) circuits disposed for copying packets be- tween at least one region of said shared memory and said processing circuits, and (b) cir- cuits disposed for accessing said shared memory for performing packet lookup.
29. A method, including the steps of recording packets and packet lookup information in a shared memory; copying packets between at least one region of said shared memory, and accessing said shared memory to perform packet lookup, using processing circuits which are integrated into a single monolithic integrated circuit on at least one side of a silicon die.
1 30. A method as in claim 29, including coupling a processor to said
2 processing circuits.
3
4 31. A method as in claim 29, wherein said steps of copying packets and
5 accessing said shared memory include the steps of multiplexing and prioritizing requests
6 for copying incoming packets to said shared memory, requests for copying outgoing
7 packets from said shared memory, and requests for performing packet lookup.
8
9 32. A method as in claim 31, wherein said steps of multiplexing and pri-
I o oritizing assign relatively high priority to said requests for copying incoming packets to
I I said shared memory.
12
13 33. A method as in claim 31, wherein said steps of multiplexing and pri-
14 oritizing assign relatively low priority to said requests for copying outgoing packets
15 from said shared memory.
1 6
17 34. A method as in claim 31, wherein said steps of multiplexing and pri-
18 oritizing assign priority to said requests in a manner so as to maxiinize throughput and
19 minimize routing latency.
20
21 35. A method as in claim 31, wherein said steps of copying- packets in-
22 elude the steps of receiving packet information in a parallel format and converting that
23 information into a serial format.
24
36. A method as in claim 31, wherein said steps of copying packets in- elude the steps of receiving packet information in a serial format and converting that in- formation into a parallel format.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US6062897P | 1997-10-01 | 1997-10-01 | |
US60/060,628 | 1997-10-01 | ||
US09/002,122 US6343072B1 (en) | 1997-10-01 | 1997-12-31 | Single-chip architecture for shared-memory router |
US09/002,122 | 1997-12-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999017182A2 true WO1999017182A2 (en) | 1999-04-08 |
Family
ID=26669973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/020627 WO1999017182A2 (en) | 1997-10-01 | 1998-09-29 | Single-chip architecture for shared-memory router |
Country Status (2)
Country | Link |
---|---|
US (1) | US6343072B1 (en) |
WO (1) | WO1999017182A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10011667A1 (en) * | 2000-03-10 | 2001-09-20 | Infineon Technologies Ag | High-speed router for data packet transmission between data networks |
US7139271B1 (en) | 2001-02-07 | 2006-11-21 | Cortina Systems, Inc. | Using an embedded indication of egress application type to determine which type of egress processing to perform |
US7286566B1 (en) | 2001-05-08 | 2007-10-23 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device that maintains reduced number of segmentation contexts |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6590901B1 (en) * | 1998-04-01 | 2003-07-08 | Mosaid Technologies, Inc. | Method and apparatus for providing a packet buffer random access memory |
US7382736B2 (en) * | 1999-01-12 | 2008-06-03 | Mcdata Corporation | Method for scoring queued frames for selective transmission through a switch |
US6483841B1 (en) * | 1999-03-02 | 2002-11-19 | Accton Technology Corporation | System and method for reducing capacity demand of ethernet switch controller |
US6639915B1 (en) * | 1999-04-07 | 2003-10-28 | Utstarcom, Inc. | Method and apparatus for transmission of voice data in a network structure |
US7324514B1 (en) * | 2000-01-14 | 2008-01-29 | Cisco Technology, Inc. | Implementing access control lists using a balanced hash table of access control list binary comparison trees |
US6778546B1 (en) | 2000-02-14 | 2004-08-17 | Cisco Technology, Inc. | High-speed hardware implementation of MDRR algorithm over a large number of queues |
US6721316B1 (en) * | 2000-02-14 | 2004-04-13 | Cisco Technology, Inc. | Flexible engine and data structure for packet header processing |
US6731644B1 (en) | 2000-02-14 | 2004-05-04 | Cisco Technology, Inc. | Flexible DMA engine for packet header modification |
US6813243B1 (en) | 2000-02-14 | 2004-11-02 | Cisco Technology, Inc. | High-speed hardware implementation of red congestion control algorithm |
US6977930B1 (en) | 2000-02-14 | 2005-12-20 | Cisco Technology, Inc. | Pipelined packet switching and queuing architecture |
US7050437B2 (en) * | 2000-03-24 | 2006-05-23 | International Business Machines Corporation | Wire speed reassembly of data frames |
US6947430B2 (en) * | 2000-03-24 | 2005-09-20 | International Business Machines Corporation | Network adapter with embedded deep packet processing |
US6735218B2 (en) * | 2000-11-17 | 2004-05-11 | Foundry Networks, Inc. | Method and system for encoding wide striped cells |
US7596139B2 (en) * | 2000-11-17 | 2009-09-29 | Foundry Networks, Inc. | Backplane interface adapter with error control and redundant fabric |
US7356030B2 (en) | 2000-11-17 | 2008-04-08 | Foundry Networks, Inc. | Network switch cross point |
US7236490B2 (en) * | 2000-11-17 | 2007-06-26 | Foundry Networks, Inc. | Backplane interface adapter |
US20020078118A1 (en) * | 2000-12-19 | 2002-06-20 | Cone Robert W. | Network interface application specific integrated circuit to allow direct attachment for an appliance,such as a printer device |
US7002980B1 (en) * | 2000-12-19 | 2006-02-21 | Chiaro Networks, Ltd. | System and method for router queue and congestion management |
US6691124B2 (en) | 2001-04-04 | 2004-02-10 | Cypress Semiconductor Corp. | Compact data structures for pipelined message forwarding lookups |
US7017021B2 (en) * | 2001-04-04 | 2006-03-21 | Cypress Semiconductor Corp. | High-speed message forwarding lookups for arbitrary length strings using pipelined memories |
US7206283B2 (en) * | 2001-05-15 | 2007-04-17 | Foundry Networks, Inc. | High-performance network switch |
US6636956B1 (en) | 2001-07-06 | 2003-10-21 | Cypress Semiconductor Corp. | Memory management of striped pipelined data structures |
US7002979B1 (en) | 2001-08-10 | 2006-02-21 | Utstarcom, Inc. | Voice data packet processing system |
US6977948B1 (en) | 2001-08-13 | 2005-12-20 | Utstarcom, Inc. | Jitter buffer state management system for data transmitted between synchronous and asynchronous data networks |
US7142554B1 (en) | 2001-08-13 | 2006-11-28 | Utstarcom, Inc. | Voice over network lookup method and apparatus |
US7035250B2 (en) * | 2001-08-13 | 2006-04-25 | Utstarcom, Inc. | System for organizing voice channel data for network transmission and/or reception |
US7245623B1 (en) | 2002-01-08 | 2007-07-17 | Cisco Technology, Inc. | System and method using hierarchical parallel banks of associative memories |
US7126957B1 (en) | 2002-03-07 | 2006-10-24 | Utstarcom, Inc. | Media flow method for transferring real-time data between asynchronous and synchronous networks |
US7266117B1 (en) | 2002-05-06 | 2007-09-04 | Foundry Networks, Inc. | System architecture for very fast ethernet blade |
US20120155466A1 (en) * | 2002-05-06 | 2012-06-21 | Ian Edward Davis | Method and apparatus for efficiently processing data packets in a computer network |
US7468975B1 (en) * | 2002-05-06 | 2008-12-23 | Foundry Networks, Inc. | Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability |
US7649885B1 (en) | 2002-05-06 | 2010-01-19 | Foundry Networks, Inc. | Network routing system for enhanced efficiency and monitoring capability |
US20090279558A1 (en) * | 2002-05-06 | 2009-11-12 | Ian Edward Davis | Network routing apparatus for enhanced efficiency and monitoring capability |
US7187687B1 (en) * | 2002-05-06 | 2007-03-06 | Foundry Networks, Inc. | Pipeline method and system for switching packets |
KR100474302B1 (en) * | 2002-09-07 | 2005-03-10 | 엘지전자 주식회사 | Buffer control method of radio link control layer |
US6901072B1 (en) * | 2003-05-15 | 2005-05-31 | Foundry Networks, Inc. | System and method for high speed packet transmission implementing dual transmit and receive pipelines |
US7325059B2 (en) * | 2003-05-15 | 2008-01-29 | Cisco Technology, Inc. | Bounded index extensible hash-based IPv6 address lookup method |
US20050063407A1 (en) * | 2003-09-23 | 2005-03-24 | Samsung Electronics Co., Ltd. | Apparatus and method for maintaining high-speed forwarding tables in a massively parallel router |
US7296100B1 (en) | 2003-10-06 | 2007-11-13 | Redpine Signals, Inc. | Packet buffer management apparatus and method |
US8243744B2 (en) * | 2004-03-01 | 2012-08-14 | Futurewei Technologies, Inc. | Priority sorting |
US7817659B2 (en) * | 2004-03-26 | 2010-10-19 | Foundry Networks, Llc | Method and apparatus for aggregating input data streams |
US8730961B1 (en) | 2004-04-26 | 2014-05-20 | Foundry Networks, Llc | System and method for optimizing router lookup |
US7406080B2 (en) * | 2004-06-15 | 2008-07-29 | International Business Machines Corporation | Method and structure for enqueuing data packets for processing |
US7657703B1 (en) * | 2004-10-29 | 2010-02-02 | Foundry Networks, Inc. | Double density content addressable memory (CAM) lookup scheme |
US8448162B2 (en) | 2005-12-28 | 2013-05-21 | Foundry Networks, Llc | Hitless software upgrades |
US20070171825A1 (en) * | 2006-01-20 | 2007-07-26 | Anagran, Inc. | System, method, and computer program product for IP flow routing |
US8547843B2 (en) * | 2006-01-20 | 2013-10-01 | Saisei Networks Pte Ltd | System, method, and computer program product for controlling output port utilization |
US20070288690A1 (en) * | 2006-06-13 | 2007-12-13 | Foundry Networks, Inc. | High bandwidth, high capacity look-up table implementation in dynamic random access memory |
US7903654B2 (en) * | 2006-08-22 | 2011-03-08 | Foundry Networks, Llc | System and method for ECMP load sharing |
US9455953B2 (en) * | 2006-10-11 | 2016-09-27 | Lantiq Beteiligungs-GmbH & Co. KG | Router chip and method of selectively blocking network traffic in a router chip |
US8238255B2 (en) * | 2006-11-22 | 2012-08-07 | Foundry Networks, Llc | Recovering from failures without impact on data traffic in a shared bus architecture |
US8155011B2 (en) * | 2007-01-11 | 2012-04-10 | Foundry Networks, Llc | Techniques for using dual memory structures for processing failure detection protocol packets |
US8271859B2 (en) * | 2007-07-18 | 2012-09-18 | Foundry Networks Llc | Segmented CRC design in high speed networks |
US8037399B2 (en) * | 2007-07-18 | 2011-10-11 | Foundry Networks, Llc | Techniques for segmented CRC design in high speed networks |
JP5110998B2 (en) * | 2007-07-24 | 2012-12-26 | 株式会社オートネットワーク技術研究所 | Distribution device, communication system, and communication method |
US8509236B2 (en) | 2007-09-26 | 2013-08-13 | Foundry Networks, Llc | Techniques for selecting paths and/or trunk ports for forwarding traffic flows |
US8190881B2 (en) | 2007-10-15 | 2012-05-29 | Foundry Networks Llc | Scalable distributed web-based authentication |
US7886743B2 (en) * | 2008-03-31 | 2011-02-15 | Intuitive Surgical Operations, Inc. | Sterile drape interface for robotic surgical instrument |
US8333755B2 (en) * | 2008-03-31 | 2012-12-18 | Intuitive Surgical Operations, Inc. | Coupler to transfer controller motion from a robotic manipulator to an attached instrument |
US8090901B2 (en) | 2009-05-14 | 2012-01-03 | Brocade Communications Systems, Inc. | TCAM management approach that minimize movements |
US8599850B2 (en) | 2009-09-21 | 2013-12-03 | Brocade Communications Systems, Inc. | Provisioning single or multistage networks using ethernet service instances (ESIs) |
Family Cites Families (192)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE416367B (en) | 1976-09-07 | 1980-12-15 | Western Electric Co | EKOELIMINERINGSANORDNING |
US4161719A (en) | 1977-10-04 | 1979-07-17 | Ncr Corporation | System for controlling synchronization in a digital communication system |
US4445213A (en) | 1979-07-31 | 1984-04-24 | Bell Telephone Laboratories, Incorporated | Communication line interface for controlling data information having differing transmission characteristics |
US4397020A (en) | 1980-09-11 | 1983-08-02 | Bell Telephone Laboratories, Incorporated | Error monitoring in digital transmission systems |
US4316284A (en) | 1980-09-11 | 1982-02-16 | Bell Telephone Laboratories, Incorporated | Frame resynchronization circuit for digital receiver |
USRE33900E (en) | 1980-09-11 | 1992-04-28 | At&T Bell Laboratories | Error monitoring in digital transmission systems |
US4438511A (en) | 1980-11-10 | 1984-03-20 | Telebit Corporation | Packetized ensemble modem |
FR2500704A1 (en) | 1981-02-20 | 1982-08-27 | Devault Michel | ASYNCHRONOUS TIME SWITCH FOR DIGITAL NETWORK WITH INTEGRATION OF SERVICES |
US4419728A (en) | 1981-06-22 | 1983-12-06 | Bell Telephone Laboratories, Incorporated | Channel interface circuit providing virtual channel number translation and direct memory access |
US4424565A (en) | 1981-06-22 | 1984-01-03 | Bell Telephone Laboratories, Incorporated | Channel interface circuit with high speed data message header field translation and direct memory access |
US4439763A (en) | 1981-09-03 | 1984-03-27 | Bell Telephone Laboratories, Incorporated | Collision avoiding system and protocol for a multiple access digital communications system |
US4456957A (en) | 1981-09-28 | 1984-06-26 | Ncr Corporation | Apparatus using a decision table for routing data among terminals and a host system |
US4437087A (en) | 1982-01-27 | 1984-03-13 | Bell Telephone Laboratories, Incorporated | Adaptive differential PCM coding |
US4464658A (en) | 1982-03-05 | 1984-08-07 | At&T Laboratories | Multipoint data communication system with collision detection |
US4506358A (en) | 1982-06-25 | 1985-03-19 | At&T Bell Laboratories | Time stamping for a packet switching system |
US4532626A (en) | 1982-07-19 | 1985-07-30 | At&T Bell Laboratories | Collision avoiding system and protocol for a two path multiple access digital communications system |
US4507760A (en) | 1982-08-13 | 1985-03-26 | At&T Bell Laboratories | First-in, first-out (FIFO) memory configuration for queue storage |
US4499576A (en) | 1982-08-13 | 1985-02-12 | At&T Bell Laboratories | Multiplexed first-in, first-out queues |
US4903261A (en) | 1984-10-29 | 1990-02-20 | Stratacom, Inc. | Synchronous packet voice/data communication system |
US4771425A (en) | 1984-10-29 | 1988-09-13 | Stratacom, Inc. | Synchoronous packet voice/data communication system |
US4819228A (en) | 1984-10-29 | 1989-04-04 | Stratacom Inc. | Synchronous packet voice/data communication system |
US4646287A (en) | 1984-12-07 | 1987-02-24 | At&T Bell Laboratories | Idle period signalling in a packet switching system |
US4879551A (en) | 1985-04-26 | 1989-11-07 | International Business Machines Corporation | Switching array with concurrent marking capability |
US4833706A (en) | 1985-05-20 | 1989-05-23 | Telebit Corporation | Ensemble modem structure for imperfect transmission media |
US5054034A (en) | 1985-05-20 | 1991-10-01 | Telebit Corporation | Ensemble modem structure for imperfect transmission media |
US4679227A (en) | 1985-05-20 | 1987-07-07 | Telebit Corporation | Ensemble modem structure for imperfect transmission media |
US4644532A (en) | 1985-06-10 | 1987-02-17 | International Business Machines Corporation | Automatic update of topology in a hybrid network |
US4723267A (en) | 1985-06-17 | 1988-02-02 | Octocom Systems, Inc. | Telephone line interface and dialer circuitry for telecommunications equipment |
US4970678A (en) | 1985-10-24 | 1990-11-13 | International Business Machines Corporation | System for providing context-sensitive on-line documentation in a data processor |
US4679189A (en) | 1985-11-27 | 1987-07-07 | American Telephone And Telegraph Company | Alternate routing arrangement |
US4677423A (en) | 1986-01-06 | 1987-06-30 | American Telephone & Telegraph, At&T Bell Laboratories | ADPCM coder-decoder including partial band energy transition detection |
US4750136A (en) | 1986-01-10 | 1988-06-07 | American Telephone And Telegraph, At&T Information Systems Inc. | Communication system having automatic circuit board initialization capability |
US4757495A (en) | 1986-03-05 | 1988-07-12 | Telebit Corporation | Speech and data multiplexor optimized for use over impaired and bandwidth restricted analog channels |
US4763191A (en) | 1986-03-17 | 1988-08-09 | American Telephone And Telegraph Company, At&T Bell Laboratories | Dial-up telephone network equipment for requesting an identified selection |
US4835737A (en) | 1986-07-21 | 1989-05-30 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method and apparatus for controlled removal and insertion of circuit modules |
JPH0793634B2 (en) | 1986-11-29 | 1995-10-09 | 株式会社東芝 | Bus adapter with address conversion function |
US4769810A (en) | 1986-12-31 | 1988-09-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Packet switching system arranged for congestion control through bandwidth management |
US4769811A (en) | 1986-12-31 | 1988-09-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Packet switching system arranged for congestion control |
US5038320A (en) | 1987-03-13 | 1991-08-06 | International Business Machines Corp. | Computer system with automatic initialization of pluggable option cards |
US4827411A (en) | 1987-06-15 | 1989-05-02 | International Business Machines Corporation | Method of maintaining a topology database |
US4965772A (en) | 1987-06-15 | 1990-10-23 | International Business Machines Corporation | Method and apparatus for communication network alert message construction |
US4893306A (en) | 1987-11-10 | 1990-01-09 | Bell Communications Research, Inc. | Method and apparatus for multiplexing circuit and packet traffic |
US5088032A (en) | 1988-01-29 | 1992-02-11 | Cisco Systems, Inc. | Method and apparatus for routing communications among computer networks |
US4922486A (en) | 1988-03-31 | 1990-05-01 | American Telephone And Telegraph Company | User to network interface protocol for packet communications networks |
US4991169A (en) | 1988-08-02 | 1991-02-05 | International Business Machines Corporation | Real-time digital signal processing relative to multiple digital communication channels |
US4980897A (en) | 1988-08-12 | 1990-12-25 | Telebit Corporation | Multi-channel trellis encoder/decoder |
EP0363053B1 (en) | 1988-10-06 | 1998-01-14 | Gpt Limited | Asynchronous time division switching arrangement and a method of operating same |
US5255291A (en) | 1988-11-14 | 1993-10-19 | Stratacom, Inc. | Microprocessor based packet isochronous clocking transmission system and method |
US4962532A (en) | 1988-12-22 | 1990-10-09 | Ibm Corporation | Method for providing notification of classified electronic message delivery restriction |
JPH02187993A (en) | 1989-01-13 | 1990-07-24 | Mitsubishi Electric Corp | Associative memory device |
US5020058A (en) | 1989-01-23 | 1991-05-28 | Stratacom, Inc. | Packet voice/data communication system having protocol independent repetitive packet suppression |
JPH02220531A (en) | 1989-02-22 | 1990-09-03 | Toshiba Corp | Call connection control system and flow monitor system |
US4979118A (en) | 1989-03-10 | 1990-12-18 | Gte Laboratories Incorporated | Predictive access-control and routing system for integrated services telecommunication networks |
JPH02308499A (en) | 1989-05-23 | 1990-12-21 | Toshiba Corp | Content-addressable memory |
US5490258A (en) | 1991-07-29 | 1996-02-06 | Fenner; Peter R. | Associative memory for very large key spaces |
US5095480A (en) | 1989-06-16 | 1992-03-10 | Fenner Peter R | Message routing system for shared communication media networks |
US4960310A (en) | 1989-08-04 | 1990-10-02 | Optical Corporation Of America | Broad band nonreflective neutral density filter |
US5003595A (en) | 1989-08-29 | 1991-03-26 | At&T Bell Laboratories | Secure dial access to computer systems |
US4962497A (en) | 1989-09-21 | 1990-10-09 | At&T Bell Laboratories | Building-block architecture of a multi-node circuit-and packet-switching system |
US5477541A (en) | 1989-09-29 | 1995-12-19 | White; Richard E. | Addressing technique for storing and referencing packet data |
JPH03148940A (en) | 1989-11-06 | 1991-06-25 | Hitachi Ltd | Mutual connection system for lan and isdn |
US5014265A (en) | 1989-11-30 | 1991-05-07 | At&T Bell Laboratories | Method and apparatus for congestion control in a data network |
IT1237302B (en) | 1989-11-30 | 1993-05-27 | Vinicio Vercellone | BASIC ELEMENT FOR THE CONNECTION NETWORK OF A FAST CELL SWITCHING NODE. |
GB8927623D0 (en) | 1989-12-06 | 1990-02-07 | Bicc Plc | Repeaters for secure local area networks |
US5072449A (en) | 1989-12-21 | 1991-12-10 | Stratacom, Inc. | Packet framing using cyclic redundancy checking |
US5128945A (en) | 1989-12-21 | 1992-07-07 | Stratacom, Inc. | Packet framing using cyclic redundancy checking |
US5033076A (en) | 1990-01-31 | 1991-07-16 | At&T Bell Laboratories | Enhanced privacy feature for telephone systems |
FR2660818B1 (en) | 1990-04-06 | 1992-06-19 | France Telecom | FRAME SWITCHER FOR ASYNCHRONOUS DIGITAL NETWORK. |
US5206886A (en) | 1990-04-16 | 1993-04-27 | Telebit Corporation | Method and apparatus for correcting for clock and carrier frequency offset, and phase jitter in mulicarrier modems |
US5228062A (en) | 1990-04-16 | 1993-07-13 | Telebit Corporation | Method and apparatus for correcting for clock and carrier frequency offset, and phase jitter in multicarrier modems |
US5199049A (en) | 1990-04-27 | 1993-03-30 | At&T Bell Laboratories | Circuit and method of digital carrier detection for burst mode communication systems |
US5136580A (en) | 1990-05-16 | 1992-08-04 | Microcom Systems, Inc. | Apparatus and method for learning and filtering destination and source addresses in a local area network system |
US5226120A (en) | 1990-05-21 | 1993-07-06 | Synoptics Communications, Inc. | Apparatus and method of monitoring the status of a local area network |
JP2875598B2 (en) | 1990-06-27 | 1999-03-31 | 富士通株式会社 | Network route setting method in node |
US5309437A (en) | 1990-06-29 | 1994-05-03 | Digital Equipment Corporation | Bridge-like internet protocol router |
EP0468498B1 (en) | 1990-07-26 | 1998-09-30 | Nec Corporation | Routing system capable of effectively processing routing information |
GB9019340D0 (en) | 1990-09-05 | 1990-10-17 | Plessey Telecomm | An asynchronous transfer mode switching arrangement providing broadcast transmission |
US5287453A (en) | 1990-09-18 | 1994-02-15 | Bull Hn Information Systems, Inc. | Fast remote file access facility for distributing file access requests in a closely coupled computer system |
FR2667465A1 (en) | 1990-09-27 | 1992-04-03 | Cit Alcatel | BRIDGE FOR CONNECTING A LOCAL AREA NETWORK, COMPLIANT WITH THE IEEE 802.3 STANDARD, TO A TELECOMMUNICATION NETWORK WITH ASYNCHRONOUS TEMPORAL TECHNIQUE. |
US5115431A (en) | 1990-09-28 | 1992-05-19 | Stratacom, Inc. | Method and apparatus for packet communications signaling |
US5059925A (en) | 1990-09-28 | 1991-10-22 | Stratacom, Inc. | Method and apparatus for transparently switching clock sources |
US5243342A (en) | 1990-09-28 | 1993-09-07 | Stratacom, Inc. | Integrated PCM level control and conversion using a lookup table |
EP0487235B1 (en) | 1990-11-21 | 1999-02-03 | AT&T Corp. | Bandwidth and congestion management in accessing broadband ISDN networks |
US5166930A (en) | 1990-12-17 | 1992-11-24 | At&T Bell Laboratories | Data channel scheduling discipline arrangement and method |
DE69214968T2 (en) | 1991-01-08 | 1997-05-28 | Nec Corp | Switching system with an input distribution stage for time-marked packets and with an output stage for ensuring the correct order of the packets |
US5280480A (en) | 1991-02-21 | 1994-01-18 | International Business Machines Corporation | Source routing transparent bridge |
US5268592A (en) | 1991-02-26 | 1993-12-07 | International Business Machines Corporation | Sequential connector |
WO1992016066A1 (en) | 1991-02-28 | 1992-09-17 | Stratacom, Inc. | Method and apparatus for routing cell messages using delay |
US5274631A (en) | 1991-03-11 | 1993-12-28 | Kalpana, Inc. | Computer network switching system |
US5247516A (en) | 1991-03-28 | 1993-09-21 | Sprint International Communications Corp. | Configurable composite data frame |
US5241682A (en) | 1991-04-18 | 1993-08-31 | International Business Machines Corporation | Border node having routing and functional capability in a first network and only local address capability in a second network |
US5313582A (en) | 1991-04-30 | 1994-05-17 | Standard Microsystems Corporation | Method and apparatus for buffering data within stations of a communication network |
US5224099A (en) | 1991-05-17 | 1993-06-29 | Stratacom, Inc. | Circuitry and method for fair queuing and servicing cell traffic using hopcounts and traffic classes |
US5442630A (en) | 1991-05-24 | 1995-08-15 | Gagliardi; Ugo O. | ISDN interfacing of local area networks |
US5268900A (en) | 1991-07-05 | 1993-12-07 | Codex Corporation | Device and method for implementing queueing disciplines at high speeds |
DE69129851T2 (en) | 1991-09-13 | 1999-03-25 | Ibm | Configurable gigabit / s switch adapter |
US5280500A (en) | 1991-10-10 | 1994-01-18 | Crescendo Communications, Inc. | Method and apparatus for multilevel encoding for a local area network |
US5287103A (en) | 1991-12-30 | 1994-02-15 | At&T Bell Laboratories | Method and apparatus for providing local area network clients with internetwork identification data |
US5519858A (en) | 1992-01-10 | 1996-05-21 | Digital Equipment Corporation | Address recognition engine with look-up database for storing network information |
JPH0821015B2 (en) | 1992-01-20 | 1996-03-04 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Computer and system reconfiguring apparatus and method thereof |
US5243596A (en) | 1992-03-18 | 1993-09-07 | Fischer & Porter Company | Network architecture suitable for multicasting and resource locking |
US5313454A (en) | 1992-04-01 | 1994-05-17 | Stratacom, Inc. | Congestion control for cell networks |
ATE207679T1 (en) | 1992-04-20 | 2001-11-15 | 3Com Corp | DEVICE FOR EXPANSION OF NETWORK MEANS TO REMOTE NETWORKS |
US5260933A (en) | 1992-05-15 | 1993-11-09 | International Business Machines Corporation | Acknowledgement protocol for serial data network with out-of-order delivery |
US5305311A (en) | 1992-05-20 | 1994-04-19 | Xerox Corporation | Copy network providing multicast capabilities in a broadband ISDN fast packet switch suitable for use in a local area network |
US5291482A (en) | 1992-07-24 | 1994-03-01 | At&T Bell Laboratories | High bandwidth packet switch |
US5319644A (en) | 1992-08-21 | 1994-06-07 | Synoptics Communications, Inc. | Method and apparatus for identifying port/station relationships in a network |
US5519707A (en) | 1992-10-13 | 1996-05-21 | Synoptics Communications, Inc. | Multiplexing of communications services on a virtual service path in an ATM network or the like |
US5371852A (en) | 1992-10-14 | 1994-12-06 | International Business Machines Corporation | Method and apparatus for making a cluster of computers appear as a single host on a network |
US5260978A (en) | 1992-10-30 | 1993-11-09 | Bell Communications Research, Inc. | Synchronous residual time stamp for timing recovery in a broadband network |
US5345445A (en) | 1992-11-06 | 1994-09-06 | At&T Bell Laboratories | Establishing telecommunications calls in a broadband network |
US5365524A (en) | 1992-11-06 | 1994-11-15 | At&T Bell Laboratories | Establishing telecommunications call paths between clustered switching entities |
US5327421A (en) | 1992-11-06 | 1994-07-05 | At&T Bell Laboratories | Apparatus for interfacing between telecommunications call signals and broadband signals |
US5345446A (en) | 1992-11-06 | 1994-09-06 | At&T Bell Laboratories | Establishing telecommunications call paths in broadband communication networks |
US5274635A (en) | 1992-11-18 | 1993-12-28 | Stratacom, Inc. | Method and apparatus for aligning a digital communication data stream across a cell network |
EP0598969B1 (en) | 1992-11-27 | 1999-02-10 | International Business Machines Corporation | Inter-domain multicast routing |
US5274643A (en) | 1992-12-11 | 1993-12-28 | Stratacom, Inc. | Method for optimizing a network having virtual circuit routing over virtual paths |
FI92361C (en) | 1992-12-14 | 1994-10-25 | Nokia Telecommunications Oy | Procedure for controlling overload situations in a frame switching network and a node for a frame switching network |
US5367517A (en) | 1992-12-16 | 1994-11-22 | International Business Machines Corporation | Method and system of requesting resources in a packet-switched network with minimal latency |
US5442457A (en) | 1993-01-11 | 1995-08-15 | Najafi; Hamid | Multi-line pooling facsimile apparatus |
US5283783A (en) | 1993-01-28 | 1994-02-01 | Synoptics Communications, Inc. | Apparatus and method of token ring beacon station removal for a communication network |
US5361259A (en) | 1993-02-19 | 1994-11-01 | American Telephone And Telegraph Company | Wide area network (WAN)-arrangement |
US5504747A (en) | 1993-03-03 | 1996-04-02 | Apple Computer, Inc. | Economical payload stream routing in a multiple-ring network |
US5526489A (en) | 1993-03-19 | 1996-06-11 | 3Com Corporation | System for reverse address resolution for remote network device independent of its physical address |
US5422880A (en) | 1993-04-05 | 1995-06-06 | Stratacom, Inc. | Broadband switching fabric in a communication controller |
US5394402A (en) | 1993-06-17 | 1995-02-28 | Ascom Timeplex Trading Ag | Hub for segmented virtual local area network with shared media access |
US5394394A (en) | 1993-06-24 | 1995-02-28 | Bolt Beranek And Newman Inc. | Message header classifier |
US5359592A (en) | 1993-06-25 | 1994-10-25 | Stratacom, Inc. | Bandwidth and congestion control for queue channels in a cell switching communication controller |
US5400325A (en) | 1993-06-29 | 1995-03-21 | Synoptics Communications, Inc. | Method and apparatus providing for hunt groups in an ATM network of the like |
US5408469A (en) | 1993-07-22 | 1995-04-18 | Synoptics Communications, Inc. | Routing device utilizing an ATM switch as a multi-channel backplane in a communication network |
US5331637A (en) | 1993-07-30 | 1994-07-19 | Bell Communications Research, Inc. | Multicast routing using core based trees |
US5598581A (en) | 1993-08-06 | 1997-01-28 | Cisco Sytems, Inc. | Variable latency cut through bridge for forwarding packets in response to user's manual adjustment of variable latency threshold point while the bridge is operating |
US5473607A (en) | 1993-08-09 | 1995-12-05 | Grand Junction Networks, Inc. | Packet filtering for data networks |
NL9301428A (en) | 1993-08-18 | 1995-03-16 | Nederland Ptt | Routing method for a hierarchical communication network. |
JP3187230B2 (en) | 1993-09-06 | 2001-07-11 | 株式会社東芝 | Congestion control method and congestion control device |
US5430715A (en) | 1993-09-15 | 1995-07-04 | Stratacom, Inc. | Flexible destination address mapping mechanism in a cell switching communication controller |
US5640399A (en) * | 1993-10-20 | 1997-06-17 | Lsi Logic Corporation | Single chip network router |
US5600798A (en) | 1993-10-26 | 1997-02-04 | International Business Machines Corporation | System and method for controlling LAN data flow control through a frame relay network by end point station transmitting notification to LAN stations based on congestion notification from the frame relay network |
US5530963A (en) | 1993-12-16 | 1996-06-25 | International Business Machines Corporation | Method and system for maintaining routing between mobile workstations and selected network workstation using routing table within each router device in the network |
US5422882A (en) | 1993-12-20 | 1995-06-06 | At&T Corp. | ATM networks for narrow band communications |
US5428607A (en) | 1993-12-20 | 1995-06-27 | At&T Corp. | Intra-switch communications in narrow band ATM networks |
US5426636A (en) | 1993-12-20 | 1995-06-20 | At&T Corp. | ATM distribution networks for narrow band communications |
US5452297A (en) | 1993-12-20 | 1995-09-19 | At&T Corp. | Access switches for large ATM networks |
US5390175A (en) | 1993-12-20 | 1995-02-14 | At&T Corp | Inter-cell switching unit for narrow band ATM networks |
JP2693907B2 (en) | 1993-12-27 | 1997-12-24 | 日本電気株式会社 | Static routing method |
US5485455A (en) | 1994-01-28 | 1996-01-16 | Cabletron Systems, Inc. | Network having secure fast packet switching and guaranteed quality of service |
US5430729A (en) | 1994-04-04 | 1995-07-04 | Motorola, Inc. | Method and apparatus for adaptive directed route randomization and distribution in a richly connected communication network |
US5509006A (en) | 1994-04-18 | 1996-04-16 | Cisco Systems Incorporated | Apparatus and method for switching packets using tree memory |
US5519704A (en) | 1994-04-21 | 1996-05-21 | Cisco Systems, Inc. | Reliable transport protocol for internetwork routing |
US5473599A (en) | 1994-04-22 | 1995-12-05 | Cisco Systems, Incorporated | Standby router protocol |
US5535195A (en) | 1994-05-06 | 1996-07-09 | Motorola, Inc. | Method for efficient aggregation of link metrics |
US5555244A (en) | 1994-05-19 | 1996-09-10 | Integrated Network Corporation | Scalable multimedia network |
US5630125A (en) | 1994-05-23 | 1997-05-13 | Zellweger; Paul | Method and apparatus for information management using an open hierarchical data structure |
US5416842A (en) | 1994-06-10 | 1995-05-16 | Sun Microsystems, Inc. | Method and apparatus for key-management scheme for use with internet protocols at site firewalls |
US5617421A (en) | 1994-06-17 | 1997-04-01 | Cisco Systems, Inc. | Extended domain computer network using standard links |
US5539734A (en) | 1994-07-21 | 1996-07-23 | Newbridge Networks Corporation | Method of maintaining PVC status packetized communication system |
JP3224963B2 (en) | 1994-08-31 | 2001-11-05 | 株式会社東芝 | Network connection device and packet transfer method |
US5617417A (en) | 1994-09-07 | 1997-04-01 | Stratacom, Inc. | Asynchronous transfer mode communication in inverse multiplexing over multiple communication links |
US5491687A (en) | 1994-09-28 | 1996-02-13 | International Business Machines Corporation | Method and system in a local area network switch for dynamically changing operating modes |
US5490140A (en) | 1994-09-30 | 1996-02-06 | International Business Machines Corporation | System and method for providing ATM support for frame relay DTEs with a terminal adapter |
US5517494A (en) | 1994-09-30 | 1996-05-14 | Apple Computer, Inc. | Method and system of multicast routing for groups with a single transmitter |
US5541911A (en) | 1994-10-12 | 1996-07-30 | 3Com Corporation | Remote smart filtering communication management system |
US5634010A (en) | 1994-10-21 | 1997-05-27 | Modulus Technologies, Inc. | Managing and distributing data objects of different types between computers connected to a network |
US5561669A (en) | 1994-10-26 | 1996-10-01 | Cisco Systems, Inc. | Computer network switching system with expandable number of ports |
US5644718A (en) | 1994-11-10 | 1997-07-01 | At&T Corporation | Apparatus using circuit manager to associate a single circuit with each host application where the circuit is shared by a plurality of client applications |
JP3117375B2 (en) | 1994-11-28 | 2000-12-11 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | Control circuit for associative memory and associative memory device |
US5592470A (en) | 1994-12-21 | 1997-01-07 | At&T | Broadband wireless system and network architecture providing broadband/narrowband service with optimal static and dynamic bandwidth/channel allocation |
US5659684A (en) | 1995-02-03 | 1997-08-19 | Isdn Systems Corporation | Methods and apparatus for interconnecting personal computers (PCs) and local area networks (LANs) using packet protocols transmitted over a digital data service (DDS) |
JPH08212791A (en) | 1995-02-03 | 1996-08-20 | Kawasaki Steel Corp | Associative memory device |
US5666353A (en) | 1995-03-21 | 1997-09-09 | Cisco Systems, Inc. | Frame based traffic policing for a digital switch |
US5583862A (en) | 1995-03-28 | 1996-12-10 | Bay Networks, Inc. | Method and apparatus for routing for virtual networks |
US5631908A (en) | 1995-03-28 | 1997-05-20 | Digital Equipment Corporation | Method and apparatus for generating and implementing smooth schedules for forwarding data flows across cell-based switches |
US5633865A (en) * | 1995-03-31 | 1997-05-27 | Netvantage | Apparatus for selectively transferring data packets between local area networks |
US5684797A (en) | 1995-04-05 | 1997-11-04 | International Business Machines Corporation | ATM cell multicasting method and apparatus |
KR100262682B1 (en) | 1995-04-15 | 2000-08-01 | 최병석 | Multicast atm switch and its multicast contention resolution |
US5608726A (en) | 1995-04-25 | 1997-03-04 | Cabletron Systems, Inc. | Network bridge with multicast forwarding table |
US5678006A (en) | 1995-04-27 | 1997-10-14 | Cisco Systems, Inc. | Network switch having network management agent functions distributed among multiple trunk and service modules |
JP2666769B2 (en) | 1995-05-16 | 1997-10-22 | 日本電気株式会社 | Internet protocol routing method and apparatus |
US5748186A (en) | 1995-10-02 | 1998-05-05 | Digital Equipment Corporation | Multimodal information presentation system |
US5632021A (en) | 1995-10-25 | 1997-05-20 | Cisco Systems Inc. | Computer system with cascaded peripheral component interconnect (PCI) buses |
US5854903A (en) | 1995-11-07 | 1998-12-29 | Lucent Technologies Inc. | Optimization method for routing and logical network design in multi-service networks |
US5687324A (en) | 1995-11-08 | 1997-11-11 | Advanced Micro Devices, Inc. | Method of and system for pre-fetching input cells in ATM switch |
US5689506A (en) | 1996-01-16 | 1997-11-18 | Lucent Technologies Inc. | Multicast routing in multistage networks |
US5892924A (en) | 1996-01-31 | 1999-04-06 | Ipsilon Networks, Inc. | Method and apparatus for dynamically shifting between routing and switching packets in a transmission network |
US5923654A (en) * | 1996-04-25 | 1999-07-13 | Compaq Computer Corp. | Network switch that includes a plurality of shared packet buffers |
US5748617A (en) | 1996-05-01 | 1998-05-05 | Mci Corporation | Method and apparatus for emulating a digital cross-connect switch network |
US5841874A (en) | 1996-08-13 | 1998-11-24 | Motorola, Inc. | Ternary CAM memory architecture and methodology |
US5802054A (en) | 1996-08-15 | 1998-09-01 | 3Com Corporation | Atomic network switch with integrated circuit switch nodes |
US5949786A (en) * | 1996-08-15 | 1999-09-07 | 3Com Corporation | Stochastic circuit identification in a multi-protocol network switch |
US5903559A (en) | 1996-12-20 | 1999-05-11 | Nec Usa, Inc. | Method for internet protocol switching over fast ATM cell transport |
US5862338A (en) * | 1996-12-30 | 1999-01-19 | Compaq Computer Corporation | Polling system that determines the status of network ports and that stores values indicative thereof |
US5856981A (en) | 1997-05-15 | 1999-01-05 | Lucent Technologies Inc. | Reliable connection oriented networks |
-
1997
- 1997-12-31 US US09/002,122 patent/US6343072B1/en not_active Expired - Lifetime
-
1998
- 1998-09-29 WO PCT/US1998/020627 patent/WO1999017182A2/en not_active Application Discontinuation
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10011667A1 (en) * | 2000-03-10 | 2001-09-20 | Infineon Technologies Ag | High-speed router for data packet transmission between data networks |
DE10011667C2 (en) * | 2000-03-10 | 2002-11-21 | Infineon Technologies Ag | High Speed Router |
US7079538B2 (en) | 2000-03-10 | 2006-07-18 | Infineon Technologies Ag | High-speed router |
US7139271B1 (en) | 2001-02-07 | 2006-11-21 | Cortina Systems, Inc. | Using an embedded indication of egress application type to determine which type of egress processing to perform |
US7142564B1 (en) | 2001-02-07 | 2006-11-28 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device with a single data path that handles both cell and packet traffic |
US7295574B1 (en) | 2001-02-07 | 2007-11-13 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device involving multiple data path integrated circuits |
US7298738B1 (en) | 2001-02-07 | 2007-11-20 | Cortina Systems, Inc. | Backpressuring using a serial bus interface and a status switch cell |
US7342942B1 (en) | 2001-02-07 | 2008-03-11 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device that maintains only one reassembly context per active output port |
US7369574B1 (en) | 2001-02-07 | 2008-05-06 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device that is operable in an ingress mode or in an egress mode |
US7286566B1 (en) | 2001-05-08 | 2007-10-23 | Cortina Systems, Inc. | Multi-service segmentation and reassembly device that maintains reduced number of segmentation contexts |
Also Published As
Publication number | Publication date |
---|---|
US6343072B1 (en) | 2002-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6343072B1 (en) | Single-chip architecture for shared-memory router | |
US6160811A (en) | Data packet router | |
EP1384354B1 (en) | High speed network processor | |
US5418781A (en) | Architecture for maintaining the sequence of packet cells transmitted over a multicast, cell-switched network | |
US5287535A (en) | Switching node in label multiplexing type switching network | |
US7324537B2 (en) | Switching device with asymmetric port speeds | |
CA2327564C (en) | Submission and response architecture for route lookup and packet classification requests | |
US20040252685A1 (en) | Channel adapter with integrated switch | |
US6754222B1 (en) | Packet switching apparatus and method in data network | |
JP3322195B2 (en) | LAN switch | |
US6751233B1 (en) | UTOPIA 2—UTOPIA 3 translator | |
JP4320980B2 (en) | Packet communication device | |
US5434855A (en) | Method and apparatus for selective interleaving in a cell-switched network | |
US6785238B1 (en) | LAN relaying/switching apparatus | |
US8706896B2 (en) | Guaranteed bandwidth memory apparatus and method | |
WO2006036124A1 (en) | Improved handling of atm data | |
US20020191611A1 (en) | Self-route expandable multi-memory packet switch with distributed scheduling means | |
US7218638B2 (en) | Switch operation scheduling mechanism with concurrent connection and queue scheduling | |
RU2134024C1 (en) | Device and method of processing of elements of data on mode of asynchronous transmission in system of commutation of mode of asynchronous transmission | |
US6553035B1 (en) | Apparatus and method for queuing data | |
US7142515B2 (en) | Expandable self-route multi-memory packet switch with a configurable multicast mechanism | |
US6956851B1 (en) | Crossbar subsystem and method | |
US7159051B2 (en) | Free packet buffer allocation | |
US6185223B1 (en) | Apparatus and method for providing fire wall protection for systems in communication with an a synchronous transfer mode system | |
JP2682434B2 (en) | Output buffer type ATM switch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA CN JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WA | Withdrawal of international application | ||
NENP | Non-entry into the national phase |
Ref country code: CA |