WO2000019222A3 - Semiconductor switching circuit with an integrated self-testing circuit - Google Patents
Semiconductor switching circuit with an integrated self-testing circuit Download PDFInfo
- Publication number
- WO2000019222A3 WO2000019222A3 PCT/DE1999/003117 DE9903117W WO0019222A3 WO 2000019222 A3 WO2000019222 A3 WO 2000019222A3 DE 9903117 W DE9903117 W DE 9903117W WO 0019222 A3 WO0019222 A3 WO 0019222A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- semiconductor switching
- testing circuit
- integrated self
- switching circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
Abstract
The invention relates to a semiconductor switching circuit with a self-testing circuit. Said self-testing circuit (BIST) is located under a connection pad (P), which is provided for operating the self-testing circuit (BIST).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE1998145064 DE19845064A1 (en) | 1998-09-30 | 1998-09-30 | Semiconductor circuit with integrated self-test circuit |
DE19845064.8 | 1998-09-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000019222A2 WO2000019222A2 (en) | 2000-04-06 |
WO2000019222A3 true WO2000019222A3 (en) | 2000-06-08 |
Family
ID=7882943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1999/003117 WO2000019222A2 (en) | 1998-09-30 | 1999-09-28 | Semiconductor switching circuit with an integrated self-testing circuit |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE19845064A1 (en) |
TW (1) | TW432572B (en) |
WO (1) | WO2000019222A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10345470A1 (en) * | 2003-09-30 | 2004-12-30 | Infineon Technologies Ag | Semiconductor chip wafer contact structure has cup shaped test contact surfaces and active connection multiplexer circuit in sawing grid areas |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60246668A (en) * | 1984-05-22 | 1985-12-06 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPH04365347A (en) * | 1991-06-13 | 1992-12-17 | Mitsubishi Electric Corp | Element structure for monitor apparatus in semiconductor chip |
JPH09321104A (en) * | 1996-05-30 | 1997-12-12 | Nec Yamagata Ltd | Semiconductor integrated circuit |
US5751065A (en) * | 1993-08-05 | 1998-05-12 | Lucent Technologies Inc. | Integrated circuit with active devices under bond pads |
US5965903A (en) * | 1995-10-30 | 1999-10-12 | Lucent Technologies Inc. | Device and method of manufacture for an integrated circuit having a BIST circuit and bond pads incorporated therein |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0794683A (en) * | 1993-09-27 | 1995-04-07 | Nec Corp | Semiconductor integrated circuit device having self-diagnostic function |
-
1998
- 1998-09-30 DE DE1998145064 patent/DE19845064A1/en not_active Ceased
-
1999
- 1999-09-28 WO PCT/DE1999/003117 patent/WO2000019222A2/en active Application Filing
- 1999-09-29 TW TW88116721A patent/TW432572B/en not_active IP Right Cessation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60246668A (en) * | 1984-05-22 | 1985-12-06 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPH04365347A (en) * | 1991-06-13 | 1992-12-17 | Mitsubishi Electric Corp | Element structure for monitor apparatus in semiconductor chip |
US5751065A (en) * | 1993-08-05 | 1998-05-12 | Lucent Technologies Inc. | Integrated circuit with active devices under bond pads |
US5965903A (en) * | 1995-10-30 | 1999-10-12 | Lucent Technologies Inc. | Device and method of manufacture for an integrated circuit having a BIST circuit and bond pads incorporated therein |
JPH09321104A (en) * | 1996-05-30 | 1997-12-12 | Nec Yamagata Ltd | Semiconductor integrated circuit |
US5923048A (en) * | 1996-05-30 | 1999-07-13 | Nec Corporation | Semiconductor integrated circuit device with test element |
Non-Patent Citations (3)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 010, no. 108 (E - 398) 23 April 1986 (1986-04-23) * |
PATENT ABSTRACTS OF JAPAN vol. 017, no. 241 (E - 1364) 14 May 1993 (1993-05-14) * |
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 04 31 March 1998 (1998-03-31) * |
Also Published As
Publication number | Publication date |
---|---|
TW432572B (en) | 2001-05-01 |
DE19845064A1 (en) | 2000-04-13 |
WO2000019222A2 (en) | 2000-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU3493500A (en) | Testing integrated circuit dice | |
EP1070385A4 (en) | Inhibitable, continuously-terminated, differential drive circuit for an integrated circuit tester | |
AU4832499A (en) | Membrane-supported contactor for semiconductor test | |
AU4994797A (en) | Package for mounting an integrated circuit chip | |
AU4161497A (en) | Spherical shaped semiconductor integrated circuit | |
AU1522497A (en) | Multi-chip integrated circuit package | |
SG48526A1 (en) | Semiconductor integrated circuit | |
AU2001255389A1 (en) | Semiconductor handler for rapid testing | |
AU7082798A (en) | Board for mounting semiconductor element, method for manufacturing the same, andsemiconductor device | |
WO2002065492A3 (en) | Integrated transformer | |
TW454989U (en) | Integrated circuit test socket | |
EP0658904A3 (en) | Semiconductor integrated circuit device. | |
AU8598798A (en) | Conductive epoxy flip-chip on chip | |
GB2356083B (en) | Interposer for mounting semiconductor dice on substrates | |
AU3509397A (en) | An integrated circuit package | |
EP1187200A3 (en) | Semiconductor device with an improved bonding pad structure | |
AU1270601A (en) | Semiconductive chip having a bond pad located on an active device | |
TW200507239A (en) | ESD protection circuit having control circuit | |
HK1037800A1 (en) | Semiconductor circuit. | |
AU3643597A (en) | An integrated circuit package | |
EP0625822A3 (en) | Semiconductor integrated circuit. | |
ZA993852B (en) | Diaza-Spiro (3,5)nonane derivates. | |
HK1040569A1 (en) | Improved integrated circuit structure. | |
AU1124500A (en) | Approach for routing an integrated circuit | |
WO2000019222A3 (en) | Semiconductor switching circuit with an integrated self-testing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
122 | Ep: pct application non-entry in european phase |