WO2000023978A1 - Rgb encoding - Google Patents

Rgb encoding Download PDF

Info

Publication number
WO2000023978A1
WO2000023978A1 PCT/US1999/024370 US9924370W WO0023978A1 WO 2000023978 A1 WO2000023978 A1 WO 2000023978A1 US 9924370 W US9924370 W US 9924370W WO 0023978 A1 WO0023978 A1 WO 0023978A1
Authority
WO
WIPO (PCT)
Prior art keywords
signals
color video
video signals
rgb
signal
Prior art date
Application number
PCT/US1999/024370
Other languages
French (fr)
Inventor
Chris Gladwin
Michael Cortopassi
Bert Davenport
Mike Flockenhaus
Jeff Spurgat
Derick Voegeli
Original Assignee
Chris Gladwin
Michael Cortopassi
Bert Davenport
Mike Flockenhaus
Jeff Spurgat
Derick Voegeli
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chris Gladwin, Michael Cortopassi, Bert Davenport, Mike Flockenhaus, Jeff Spurgat, Derick Voegeli filed Critical Chris Gladwin
Priority to AU13169/00A priority Critical patent/AU1316900A/en
Publication of WO2000023978A1 publication Critical patent/WO2000023978A1/en

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006Details of the interface to the display terminal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N11/00Colour television systems
    • H04N11/04Colour television systems using pulse code modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/64Circuits for processing colour signals
    • H04N9/641Multi-purpose receivers, e.g. for auxiliary information

Definitions

  • the present invention relates to a system and a method for encoding an RGB signal generated by a computer for transmission with minimum bandwidth while optimizing resolution for display on a CRT or LCD.
  • the system and method in accordance with the present invention relates to encoding an RGB signal, generated by a computer, for display on either a CRT or LCD.
  • the system and method converts RGB signals for transmission with little resolution loss, while keeping bandwidth to a minimum and is easily transmitted, for example, by way of a quadrature modulator.
  • FIG. 1 is a schematic diagram of system for encoding RGB video signals in accordance with the present invention.
  • FIG. 2 is a schematic diagram of an alternative embodiment of a system for encoding RGB video signals.
  • FIG. 3 is an exemplary diagram illustrating the output of the system illustrated in FIG. 2.
  • an RGB signal is encoded and transmitted with as little resolution loss as possible while keeping bandwidth to a minimum.
  • color code scaling is used in which two or more colors are scaled and combined to create a composite voltage signal.
  • line color multiplexing is used in which two or more of the color video signals are multiplexed in the time domain.
  • the remaining color video signal is unmodified.
  • the unmodified signal is to be understood to mean only that is not combined with any other color video signals in the sense of the type of combinations discussed herein.
  • a maximum of only two signals need to be sent over a RF link, instead of three.
  • a simple IQ RF modulator can be used to transmit these two signals as one signal having a phase and magnitude component.
  • component cost are reduced significantly along with the bandwidth use and while allowing for greater range in RF.
  • one video color signal is transmitted unmodified while the other two color video signals are combined as discussed below. Since the eye is believed to be most sensitive to green shades, the green color signal may be sent unmodified in one embodiment.
  • the red and blue signals are scaled in voltage to create one signal.
  • the red and blue color video signals for example, from a video card may be summed together to form a composite signal in analog form.
  • a receiver receives the composite analog signal and converts it to a digital signal by way of an analog to a digital converter (A D).
  • a D analog to a digital converter
  • color code scaling of the signals is used in accordance with an important aspect of the invention.
  • most known video cards employ an 8-bit digital to analog converter DAC (not shown) for generating each of the red, green and blue color video signals; INGREEN, INBLUE and INRED.
  • DAC digital to analog converter
  • the invention is based on the fact that the RGB colors were originally digital signals.
  • the unmodified signal will have 1 of 256 voltage levels to represent green.
  • an 8-bit signal is formed from two 4-bit sources without any overlap.
  • the four most significant bits are assigned to one color and the four least significant bits to the other color.
  • the upper four bits can be assigned to red.
  • the red signal can range, in the digital world, from 16 to 240 in steps of 16, providing 16 possible values of red. If the 4 LSBs are used to represent the blue signal (x x x x D 3 , D 2 , D,, D 0 ), the blue signal will range from 0 to 15 in steps of one, giving 16 possible values of blue.
  • the voltages representing the colors red and blue may be scaled in such a way that they do not overlap. It will be understood that it is possible to adjust the coding scheme to implement any number of ways of encoding three colors into two signals, for example, 4 bits of green on top of 4 bits of blue and 4 bits of red on top of 4 bits of blue, and so on.
  • red is scaled from 0 to 5V range
  • the 0 to 5V range output is actually 256 discrete steps due to the DAC in the video controller. Each step is thus 5V/256 or 19.5mV in amplitude.
  • scaling may be done by circuitry or alternatively in software, for example, the red signal may be scaled to a 5V maximum to (5V/16) or .3125V minimum. Therefore, for a maximum saturation of red to be displayed on the screen, the red output circuitry outputs 5V, and if there were no red, the output is .3125 V. This range leaves room between 0 and .3125V to insert the blue signal, for example, through appropriate scaling in circuitry, a maximum blue saturation of .3125 V and a minimum blue saturation of 0V can be assigned. These red and blue signals can be summed together to form a composite signal with minimal interaction and transmitted.
  • the composite signal is scaled appropriately for input to an 8-bit A/D converter. Since the initial scaling was based on 256 possible levels with the division between red and blue occurring at 16, the output of the A/D will be as follows: The 4 most significant bits will represent the red portion of the signal, and the 4 least significant bits will represent the blue portion. These digital bits may be applied to a ladder network to convert them back to analog signals to drive the red and blue inputs of a CRT.
  • FIG. 1 A system for implementing the invention is illustrated in Fig. 1 and generally identified with the reference numeral 20.
  • an RGB video signal from a RGB video controller card (not shown) suitable for an RGB monitor is intercepted through a connector PI, a standard 15 pin VGA connector that interfaces to the output of any video card (not shown) from a computer or video source.
  • the signals available at the connector P are standard RGB color video signals: red, INRED (pin 1), green INGREEN (pin 2) and blue IN BLUE (pin 3); vertical sync INVSYNC (pin 14), horizontal sync INHSYNC (pin 13) and ground (pins 5, 6, 7, 8 and 10). Pins 4, 9, 11 and 15 are unused.
  • the RED, GREEN and BLUE color video signals are terminated by way of terminating resistors R,, R 2 and R 3 , for example, 75 ⁇ resistors, connected between pins 1-3 of the connector Pj and ground for impedance matching.
  • resistors R,, R 2 and R 3 for example, 75 ⁇ resistors, connected between pins 1-3 of the connector Pj and ground for impedance matching.
  • the RED and BLUE color signals are summed or combined and scaled while the GREEN color is passed through unmodified.
  • a voltage divider network formed from the resistors R 8 , R 13 and R 15 , is used to scale the RED and BLUE color video signals. Exemplary values of these resistors are 4.7k ⁇ , 150k ⁇ and 150k ⁇ , respectively.
  • the resistor R 8 is coupled to the RED color video signal (pin 1) to generate a scaled RED color video signal, while the parallel combination of the resistors R 13 and R 15 are coupled to the BLUE color video signal (pin 3) to generate a scaled BLUE color video signal.
  • the scaled red and blue color video signals are summed or combined at a node 22 to form a composite signal and applied to a negative input of op amp 24.
  • a feedback resistor R 22 for example, lOk ⁇ , is connected between the output of the op 24 and its inverting input. The non-inverting input of the op amp 24 is grounded.
  • the output voltage V 0 at the output of the op amp 24 will thus represent the sum of the red INRED and blue INBLUE color video signals.
  • the output voltage V 0 from the op amp 24 is applied to a variable scaling circuit, formed from an op amp 26, a plurality of resistors R 4 , R ⁇ and R 20 and a potentiometer R 5 .
  • the scaling circuit allows the sum of the red and blue color video signals to be appropriately scaled.
  • the scaling is a function of the resistor values for R 4 , R n and R 20 and the potentiometer R 5 .
  • the output of the op amp 24 is applied to an inverting input of the op amp 26 by way of the input resistor R n , for example lOk ⁇ .
  • the resistor R 20 for example, lOk ⁇ , is configured as a feedback resistor.
  • the resistor R 4 for example 50k ⁇ , is connected between the non-inverting input of the op amp 26 and a positive 12 volt power supply for the op amp 26.
  • the potentiometer R 5 is connected between ground and the non-inverting input of the op amp 26.
  • the output of the op amp 26 represents a scaled value of the sum of the composite red and blue color video signals INRED, INBLUE.
  • the composite signal may be filtered by a filter consisting of a resistor R 10 , for example lOk ⁇ , and a capacitor Cl, for example 1 ⁇ F, modulated and transmitted wirelessly, for example, by conventional RF circuitry.
  • the signals can be transmitted digitally. In embodiments where the signals are transmitted in analog form, the received signals are converted on the receiver side to digital signals.
  • the signals are demodulated by conventional demodulation circuitry (not shown) and applied to an input IN of an analog to digital converter (A/D), an eight (8) bit A/D, for example, a model no ADS 830 by Analog Devices, which reconstructs the summed red and blue color video signals INRED, INBLUE.
  • A/D analog to digital converter
  • An oscillator 30, a pair of resistors R 18 , R 2j , as well as a pair of capacitors C 2 and C 3 are known support components required to operate the A/D internally.
  • a plurality of resistors Rg (2k ⁇ ), R 7 (4k ⁇ ), R ⁇ , (8k ⁇ ) and R 12 (16k ⁇ ) are summed together at a node 32 to form an analog voltage PRED, representative of the red color video signal.
  • the lower four bits are summed at a node 34 by way of a plurality of resistor R 14 (2k ⁇ ), R 16 (4k ⁇ ), R 17 (8k ⁇ ) and R 19 ( 16k ⁇ ) to form an analog voltage PBLUE, representative of the blue color video signal.
  • the PRED and PBLUE signals are applied to a pair of buffer amps 36 and 38, respectively.
  • the signals PBLUE and PRED are applied to inverting inputs of a pair of op amps 40 and 42, respectively, whose non-inverting inputs are grounded.
  • Feedback resistors R 41 (lk ⁇ ) and R 51 (lk ⁇ ) determine the output voltages of the buffer amps 36 and 38 respectively.
  • the outputs of the buffer amps 36 and 38 are applied to a pair of variable output amps 44 and 46, respectively, to enable the red and green color video signals to be appropriately scaled for output to a CRT or LCD.
  • the variable output amp 44 includes an op amp 48 and a plurality of resistors R 37 (50k ⁇ ), R 39 (6.6k ⁇ ), R 40 (lk ⁇ ) and a potentiometer R 38 .
  • the variable output amp 46 includes an op amp 50, a plurality of resistors R 42 (50k ⁇ ), R 48 (6.6k ⁇ ), R j0 (lk ⁇ ) and a potentiometer R 43 .
  • the scaled red and color video signals available at the output of the op amps 48 and 50, are applied to pins 1 and 3, respectively of a connector P 2 , a standard 15 pin VGA connector for connection to a CRT (not shown) or an LCD projector (not shown).
  • the vertical and horizontal sync signals INVSYNC, INHSYNC are applied to pins 13 and 14.
  • the green color video signal from the connector PI is not modified in the process and simply modulated and transmitted at the transmitter end and demodulated at the receiver end. In particular, the received green color video signal is demodulated and applied directly to pin 2 of the connector P 2 . Since the green color video signal was not modified, it may be slightly ahead of the red and blue color video signals.
  • the green color video signal INGREEN may be passed through a delay line 54 to synchronize it with the red and blue color video signals.
  • delay lines are known in the art.
  • An exemplary delay for this application is a model no. A0805 , manufactured by RCD Components, having a delay of 400-500ns.
  • the circuitry within the dashed boxes 52 and 56 represents test circuitry that does not form a part of the present invention.
  • the capacitors C 4 -C 19 within the box 58 are for power supply bypassing which are well known in the art.
  • the connectors JPl, JP2 and JP3 are for test purposes and does not form part of the present invention.
  • the three color video signals can be combined together in a similar manner as discussed above.
  • the three color video signals are combined as discussed above.
  • the 16 total bits may be distributed among the three color video signals in various ways. For example, bits can be assigned as follows: green-6, blue-6 and red-4.
  • two or more of the color video signals are multiplexed in the time domain.
  • a maximum of only two signals need to be sent over RF, instead of three, similar to the other embodiment discussed above.
  • green color signals may be sent unmodified while the red and blue signals are time multiplexed.
  • red and blue signals are time multiplexed.
  • any one line on the screen of a reconstructed signal, seen over three full frames of video will look, for example, as illustrated in FIG. 3. Since there are normally from 60 to 90 frames of video displayed on a CRT or LCD per second, a human eye cannot see the switching of red and blue on and off, but rather averages the results. In essence, most humans end up seeing a picture that looks somewhat greenish, but otherwise has the right color characteristics. The reason the screen may look somewhat greenish is that green is available all the time, while blue and red are alternatively switched on and off, for example, 50% of the time.
  • video amplifiers are used to amplify the red and blue color video signals to raise their average levels back up to a point that the display of a system showing this kind of video is virtually indistinguishable from one showing full RGB signals.
  • a video signal is reproduced by one or two colors at one time, which makes it very easy to modulate and send by RF.
  • Pixel per pixel multiplexing The same scheme can be used to switch red and blue (or any other combination) on and off alternatively per pixel instead of per line.
  • Frame by frame multiplexing The same scheme can be used to switch red and blue (or any other combination) on and off alternatively per frame instead of line.
  • FIG. 2 represents an exemplary embodiment in which the red and green color video signals are time multiplexed and the green color video signal is sent unmodified.
  • a video signal destined for an RGB monitor through a connector PI, a standard VGA connector as discussed above is intercepted.
  • the output to a CRT or LCD monitor after modification is through another standard VGA connector P2.
  • the green signal (or any of the other color video signals) may be passed through unmodified. As discussed above, some delay may need to be added to the unmodified signal to compensate for the delays encountered by the combined signals as they pass through the circuitry.
  • the red and blue color video signals are applied to a pair of op amps 60 and 62, respectively.
  • these signals are applied to the non-inverting inputs of the op amps 60 and 62.
  • the op amp 60 includes a feedback resistor R, and an input potentiometer R 3 .
  • the input potentiometer R 3 is connected to the inverting input of the op amp 60.
  • the op amp 62 includes a feedback resistor R 2 .
  • a potentiometer R 4 is connected to the inverting input of the op amp 62.
  • the combinations of R,/R 3 and R 2 /R 4 form an adjustable gain network for the op amps 60 and 62.
  • the output of the op amps 60 and 62 identified as the signals REDOUT and BLUEOUT, are coupled to the collector terminals of a pair of NPN bipolar transistors 64 and 66, respectively. These transistors 64 and 66 are driven by a pair of flip-flops 68 and 70.
  • the output of the flip-flop 68 is applied to the base terminal of the transistor 66 by way of an input resistor R 5 .
  • the /Q output of the flip- flop 70 is applied to the base terminal of the transistor 64 by way of an input resistor Rg.
  • the emitter terminals of both of the transistors 64 and 66 are grounded.
  • the transistors 64 and 66 pull the red and blue outputs to ground alternatively on a line by line basis to emulate a multiplexer. Alternatively a commercially available multiplexer could be used. Therefore the output of the circuit switches on a line by line basis between sending a line of red or a line of blue. Thus, at any one instant in time, there are only two colors being sent, green and (red or blue).
  • the VGA sync signals HSYNC and VSYNC are used to provide the timing for the circuit.
  • the vertical sync and horizontal sync signals VSYNC, HSYNC, available on pins 13 and 14 of the connector PI are applied to an AND gate 70.
  • the output of the AND gate 70 is connected to one terminal of a single pole double throw switch 72.
  • the horizontal sync signal HSYNC is connected to the other pole.
  • the common pole defines a clock signal CLK.
  • the clock circuit allows for control of the color switching regardless of whether the total number of horizontal sync pulses in one frame is even or odd by adding in an extra pulse from the vertical sync.
  • the switch 72 is used to select whether the pulse gets added to the clocking circuit. In the position shown in Fig. 2, a vertical sync signal VSYNC is added to the horizontal SYNC signal HSYNC. In the alternative position of the switch, the clock signal CLK consists solely of the horizontal sync pulses HSYNC.
  • This clock signal CLK is used to drive the flip-flops 68 and 70, for example, type 74 flip-flops. As shown, the /Q outputs of the flip-flops 68 and 70 are applied to their D inputs. In operation, as the horizontal sync pulses HSYNC go high, the outputs of the flip-flops 68 and 70 flip from high to low every time a rising edge from the horizontal sync signal HSYNC is detected. Thus, at any given line in the frame, the transistor 66 is either on or off, while the transistor 64 is an opposite state.
  • the REDOUT and the BLUEOUT signals are connected to the collectors of the transistors 66 and 68, on any given line, and alternating frame by frame, the REDOUT signal will be pulled to ground and the BLUEOUT signal will be allowed to pass through to the output connector P2 and vice versa.
  • This alternation, line by line, of having REDON, BLUEOFF and then REDOFF, BLUEON saves bandwidth, which is critical for RF transmission, and, along with the amplification provided by the op amps 60 and 62 of the original RED and BLUE color video signals, allows for virtually no noticeable difference from a full bandwidth RGB signal.
  • the connectors JP 1 and JP2 are used for the power supply for the op amps 60 and 62.
  • all three color video signals may be time multiplexed.

Abstract

A method and system in accordance with the present invention relates to encoding an RGB signal, generated by a computer for display on either a CRT or LCD. In accordance with an important aspect of the invention, an RGB signal is encoded and transmitted with as little resolution loss as possible while keeping bandwith to a minimum. A system for encoding RGB color video signals combining two or more of three color video signals to transmit the composite video signals and receiving the composite signals. Combination RGB signal includes scaling, summing, time multiplexing, and reconstructing of two or more of three color video signals. The system has circuit (20), an RGB video signal from an RGB video controller, voltage divider network (58), the connector JP1 and JP2, input connector P1, and output connector P2. Components cost are reduced significantly along with the bandwith use and while allowing for greater range in RF.

Description

RGB ENCODING
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a system and a method for encoding an RGB signal generated by a computer for transmission with minimum bandwidth while optimizing resolution for display on a CRT or LCD.
2. Description of the Prior Art
Various systems are known for transmitting video signals. The easiest way to transmit an RGB signal is to send three separate signals; one for red, one for green and one for blue. While simple, this method is costly and requires much bandwidth, which is hard to come by in the frequency spectrum. An alternate method is to IQ modulate two of the color signals and send the third unmodified. This method saves somewhat on bandwidth but is still expensive both bandwidth and component-wise. As such, because of the relatively wide bandwidth required for transmission of RGB color video signals, systems are known for converting signals in RGB format to NTSC PAL format and transmitting the signals in NTSC/PAL format. Examples of such systems are disclosed in U.S. Patent Nos. 4,631,692; 4,985,754; 5,402,180; 5,703,993 and 5,896,178, hereby incorporated by reference. Even though such systems are able to convert from high resolution RGB color signals to a NTSC video transmission system while being frugal with bandwidth, the conversion is known to cause substantial loss of resolution. Thus, there is a need for encoding and transmitting RGB signals with improved resolution. SUMMARY OF THE INVENTION
The system and method in accordance with the present invention relates to encoding an RGB signal, generated by a computer, for display on either a CRT or LCD. In accordance with an important aspect of the invention, the system and method converts RGB signals for transmission with little resolution loss, while keeping bandwidth to a minimum and is easily transmitted, for example, by way of a quadrature modulator.
DESCRIPTION OF THE DRAWING
These and other advantages of the present invention will be readily understood with reference to the following specification and attached drawing wherein:
FIG. 1 is a schematic diagram of system for encoding RGB video signals in accordance with the present invention.
FIG. 2 is a schematic diagram of an alternative embodiment of a system for encoding RGB video signals.
FIG. 3 is an exemplary diagram illustrating the output of the system illustrated in FIG. 2.
DETAILED DESCRIPTION
In accordance with an important aspect of the invention, an RGB signal is encoded and transmitted with as little resolution loss as possible while keeping bandwidth to a minimum. Two embodiments of the invention are disclosed. In one embodiment, color code scaling is used in which two or more colors are scaled and combined to create a composite voltage signal. In an alternative embodiment, line color multiplexing is used in which two or more of the color video signals are multiplexed in the time domain. In embodiments in which only two color video signals are combined, the remaining color video signal is unmodified. As used herein, the unmodified signal is to be understood to mean only that is not combined with any other color video signals in the sense of the type of combinations discussed herein. With both embodiments, at any one instant in time, a maximum of only two signals need to be sent over a RF link, instead of three. As such, a simple IQ RF modulator can be used to transmit these two signals as one signal having a phase and magnitude component. As such, component cost are reduced significantly along with the bandwidth use and while allowing for greater range in RF.
COLOR CODE SCALING
In this embodiment, one video color signal is transmitted unmodified while the other two color video signals are combined as discussed below. Since the eye is believed to be most sensitive to green shades, the green color signal may be sent unmodified in one embodiment. The red and blue signals are scaled in voltage to create one signal. In particular, the red and blue color video signals, for example, from a video card may be summed together to form a composite signal in analog form. A receiver receives the composite analog signal and converts it to a digital signal by way of an analog to a digital converter (A D). In order to distinguish the red and blue bits at the output of the A D, color code scaling of the signals is used in accordance with an important aspect of the invention. More particularly, most known video cards employ an 8-bit digital to analog converter DAC (not shown) for generating each of the red, green and blue color video signals; INGREEN, INBLUE and INRED. As such, for a typical 0.7V video signal, there are 256 discrete voltage levels output by the DAC to simulate a true analog color. The invention is based on the fact that the RGB colors were originally digital signals. As such, the unmodified signal will have 1 of 256 voltage levels to represent green. In accordance with an important aspect of the invention, an 8-bit signal is formed from two 4-bit sources without any overlap. In particular, the four most significant bits are assigned to one color and the four least significant bits to the other color. For example, the upper four bits ( D7, D6, D5, D4 x x x x) can be assigned to red. As such, the red signal can range, in the digital world, from 16 to 240 in steps of 16, providing 16 possible values of red. If the 4 LSBs are used to represent the blue signal (x x x x D3, D2, D,, D0), the blue signal will range from 0 to 15 in steps of one, giving 16 possible values of blue.
In the analog world, the voltages representing the colors red and blue may be scaled in such a way that they do not overlap. It will be understood that it is possible to adjust the coding scheme to implement any number of ways of encoding three colors into two signals, for example, 4 bits of green on top of 4 bits of blue and 4 bits of red on top of 4 bits of blue, and so on. In particular, assuming that red is scaled from 0 to 5V range, instead of 0 to 0.7V, the 0 to 5V range output is actually 256 discrete steps due to the DAC in the video controller. Each step is thus 5V/256 or 19.5mV in amplitude. In the present invention, scaling may be done by circuitry or alternatively in software, for example, the red signal may be scaled to a 5V maximum to (5V/16) or .3125V minimum. Therefore, for a maximum saturation of red to be displayed on the screen, the red output circuitry outputs 5V, and if there were no red, the output is .3125 V. This range leaves room between 0 and .3125V to insert the blue signal, for example, through appropriate scaling in circuitry, a maximum blue saturation of .3125 V and a minimum blue saturation of 0V can be assigned. These red and blue signals can be summed together to form a composite signal with minimal interaction and transmitted.
On the recovery side, the composite signal is scaled appropriately for input to an 8-bit A/D converter. Since the initial scaling was based on 256 possible levels with the division between red and blue occurring at 16, the output of the A/D will be as follows: The 4 most significant bits will represent the red portion of the signal, and the 4 least significant bits will represent the blue portion. These digital bits may be applied to a ladder network to convert them back to analog signals to drive the red and blue inputs of a CRT.
A system for implementing the invention is illustrated in Fig. 1 and generally identified with the reference numeral 20. Referring to FIG. 1, an RGB video signal from a RGB video controller card (not shown) suitable for an RGB monitor is intercepted through a connector PI, a standard 15 pin VGA connector that interfaces to the output of any video card (not shown) from a computer or video source. The signals available at the connector P, are standard RGB color video signals: red, INRED (pin 1), green INGREEN (pin 2) and blue IN BLUE (pin 3); vertical sync INVSYNC (pin 14), horizontal sync INHSYNC (pin 13) and ground (pins 5, 6, 7, 8 and 10). Pins 4, 9, 11 and 15 are unused.
The RED, GREEN and BLUE color video signals are terminated by way of terminating resistors R,, R2 and R3, for example, 75 Ω resistors, connected between pins 1-3 of the connector Pj and ground for impedance matching. As set forth in exemplary form below, the RED and BLUE color signals are summed or combined and scaled while the GREEN color is passed through unmodified. A voltage divider network, formed from the resistors R8, R13 and R15, is used to scale the RED and BLUE color video signals. Exemplary values of these resistors are 4.7kΩ, 150kΩ and 150kΩ, respectively. In particular, the resistor R8 is coupled to the RED color video signal (pin 1) to generate a scaled RED color video signal, while the parallel combination of the resistors R13 and R15 are coupled to the BLUE color video signal (pin 3) to generate a scaled BLUE color video signal. The scaled red and blue color video signals are summed or combined at a node 22 to form a composite signal and applied to a negative input of op amp 24. A feedback resistor R22, for example, lOkΩ, is connected between the output of the op 24 and its inverting input. The non-inverting input of the op amp 24 is grounded. The output voltage V0 at the output of the op amp 24 will thus represent the sum of the red INRED and blue INBLUE color video signals.
The output voltage V0 from the op amp 24 is applied to a variable scaling circuit, formed from an op amp 26, a plurality of resistors R4, Rπ and R20 and a potentiometer R5. The scaling circuit allows the sum of the red and blue color video signals to be appropriately scaled. The scaling is a function of the resistor values for R4, Rn and R20 and the potentiometer R5. In particular, the output of the op amp 24 is applied to an inverting input of the op amp 26 by way of the input resistor Rn, for example lOkΩ. The resistor R20, for example, lOkΩ, is configured as a feedback resistor. The resistor R4, for example 50kΩ, is connected between the non-inverting input of the op amp 26 and a positive 12 volt power supply for the op amp 26. The potentiometer R5 is connected between ground and the non-inverting input of the op amp 26.
The output of the op amp 26 represents a scaled value of the sum of the composite red and blue color video signals INRED, INBLUE. The composite signal may be filtered by a filter consisting of a resistor R10, for example lOkΩ, and a capacitor Cl, for example 1 μ F, modulated and transmitted wirelessly, for example, by conventional RF circuitry. Alternatively, the signals can be transmitted digitally. In embodiments where the signals are transmitted in analog form, the received signals are converted on the receiver side to digital signals. In particular, the signals are demodulated by conventional demodulation circuitry (not shown) and applied to an input IN of an analog to digital converter (A/D), an eight (8) bit A/D, for example, a model no ADS 830 by Analog Devices, which reconstructs the summed red and blue color video signals INRED, INBLUE. An oscillator 30, a pair of resistors R18, R2j, as well as a pair of capacitors C2 and C3 are known support components required to operate the A/D internally.
In the exemplary embodiment, since the red color video signal INRED was scaled and assigned to the upper four bits and the blue color video signal INBLUE was assigned to the lower four bits, a plurality of resistors Rg (2kΩ), R7 (4kΩ), R<, (8kΩ) and R12 (16kΩ) are summed together at a node 32 to form an analog voltage PRED, representative of the red color video signal. Similarly, the lower four bits are summed at a node 34 by way of a plurality of resistor R14 (2kΩ), R16(4kΩ), R17 (8kΩ) and R19 ( 16kΩ) to form an analog voltage PBLUE, representative of the blue color video signal.
The PRED and PBLUE signals are applied to a pair of buffer amps 36 and 38, respectively. In particular, the signals PBLUE and PRED are applied to inverting inputs of a pair of op amps 40 and 42, respectively, whose non-inverting inputs are grounded. Feedback resistors R41 (lkΩ) and R51 (lkΩ) determine the output voltages of the buffer amps 36 and 38 respectively. The outputs of the buffer amps 36 and 38 are applied to a pair of variable output amps 44 and 46, respectively, to enable the red and green color video signals to be appropriately scaled for output to a CRT or LCD. The variable output amp 44 includes an op amp 48 and a plurality of resistors R37 (50kΩ), R39 (6.6kΩ), R40 (lkΩ) and a potentiometer R38. Similarly the variable output amp 46 includes an op amp 50, a plurality of resistors R42 (50kΩ), R48 (6.6kΩ), Rj0 (lkΩ) and a potentiometer R43.
The scaled red and color video signals, available at the output of the op amps 48 and 50, are applied to pins 1 and 3, respectively of a connector P2, a standard 15 pin VGA connector for connection to a CRT (not shown) or an LCD projector (not shown). The vertical and horizontal sync signals INVSYNC, INHSYNC are applied to pins 13 and 14. The green color video signal from the connector PI is not modified in the process and simply modulated and transmitted at the transmitter end and demodulated at the receiver end. In particular, the received green color video signal is demodulated and applied directly to pin 2 of the connector P2. Since the green color video signal was not modified, it may be slightly ahead of the red and blue color video signals. As such, the green color video signal INGREEN may be passed through a delay line 54 to synchronize it with the red and blue color video signals. Such delay lines are known in the art. An exemplary delay for this application is a model no. A0805 , manufactured by RCD Components, having a delay of 400-500ns.
The circuitry within the dashed boxes 52 and 56 represents test circuitry that does not form a part of the present invention. Similarly the capacitors C4-C19 within the box 58 are for power supply bypassing which are well known in the art. Similarly, the connectors JPl, JP2 and JP3 are for test purposes and does not form part of the present invention.
Alternatively, the three color video signals can be combined together in a similar manner as discussed above. In this embodiment, the three color video signals are combined as discussed above. Instead of assigning 8 bits to one color video signal and 8 bits to the combination of the other color video signals, the 16 total bits may be distributed among the three color video signals in various ways. For example, bits can be assigned as follows: green-6, blue-6 and red-4.
LINE COLOR MULTIPLEXING
In accordance with an alternative embodiment of present invention, two or more of the color video signals are multiplexed in the time domain. Thus, at any one instant in time, a maximum of only two signals need to be sent over RF, instead of three, similar to the other embodiment discussed above.
In an embodiment where only two signals are combined, similar to the embodiment above, green color signals, for example, may be sent unmodified while the red and blue signals are time multiplexed. Thus any one line on the screen of a reconstructed signal, seen over three full frames of video will look, for example, as illustrated in FIG. 3. Since there are normally from 60 to 90 frames of video displayed on a CRT or LCD per second, a human eye cannot see the switching of red and blue on and off, but rather averages the results. In essence, most humans end up seeing a picture that looks somewhat greenish, but otherwise has the right color characteristics. The reason the screen may look somewhat greenish is that green is available all the time, while blue and red are alternatively switched on and off, for example, 50% of the time. To compensate, video amplifiers are used to amplify the red and blue color video signals to raise their average levels back up to a point that the display of a system showing this kind of video is virtually indistinguishable from one showing full RGB signals. As such, a video signal is reproduced by one or two colors at one time, which makes it very easy to modulate and send by RF.
Although switching red and blue on a line by line basis created the most pleasing results, there are at least two other ways the same idea can be expanded on. 1) Pixel per pixel multiplexing. The same scheme can be used to switch red and blue (or any other combination) on and off alternatively per pixel instead of per line. 2) Frame by frame multiplexing. The same scheme can be used to switch red and blue (or any other combination) on and off alternatively per frame instead of line.
FIG. 2 represents an exemplary embodiment in which the red and green color video signals are time multiplexed and the green color video signal is sent unmodified. In this embodiment, a video signal destined for an RGB monitor through a connector PI, a standard VGA connector as discussed above, is intercepted. The output to a CRT or LCD monitor after modification is through another standard VGA connector P2. The green signal (or any of the other color video signals) may be passed through unmodified. As discussed above, some delay may need to be added to the unmodified signal to compensate for the delays encountered by the combined signals as they pass through the circuitry. In order to account for the loss of signal strength, for example, 50%, due to the multiplexing, the red and blue color video signals, available on pins 1 and 3, respectively, of the connector PI, are applied to a pair of op amps 60 and 62, respectively. In particular, these signals are applied to the non-inverting inputs of the op amps 60 and 62. The op amp 60 includes a feedback resistor R, and an input potentiometer R3. The input potentiometer R3 is connected to the inverting input of the op amp 60. Similarly, the op amp 62 includes a feedback resistor R2. A potentiometer R4 is connected to the inverting input of the op amp 62. The combinations of R,/R3 and R2/R4 form an adjustable gain network for the op amps 60 and 62. The output of the op amps 60 and 62, identified as the signals REDOUT and BLUEOUT, are coupled to the collector terminals of a pair of NPN bipolar transistors 64 and 66, respectively. These transistors 64 and 66 are driven by a pair of flip-flops 68 and 70. In particular, the output of the flip-flop 68 is applied to the base terminal of the transistor 66 by way of an input resistor R5. The /Q output of the flip- flop 70 is applied to the base terminal of the transistor 64 by way of an input resistor Rg. The emitter terminals of both of the transistors 64 and 66 are grounded. The transistors 64 and 66 pull the red and blue outputs to ground alternatively on a line by line basis to emulate a multiplexer. Alternatively a commercially available multiplexer could be used. Therefore the output of the circuit switches on a line by line basis between sending a line of red or a line of blue. Thus, at any one instant in time, there are only two colors being sent, green and (red or blue).
The VGA sync signals HSYNC and VSYNC are used to provide the timing for the circuit. In particular, the vertical sync and horizontal sync signals VSYNC, HSYNC, available on pins 13 and 14 of the connector PI, are applied to an AND gate 70. The output of the AND gate 70 is connected to one terminal of a single pole double throw switch 72. The horizontal sync signal HSYNC is connected to the other pole. The common pole defines a clock signal CLK. The clock circuit allows for control of the color switching regardless of whether the total number of horizontal sync pulses in one frame is even or odd by adding in an extra pulse from the vertical sync. In operation, the switch 72 is used to select whether the pulse gets added to the clocking circuit. In the position shown in Fig. 2, a vertical sync signal VSYNC is added to the horizontal SYNC signal HSYNC. In the alternative position of the switch, the clock signal CLK consists solely of the horizontal sync pulses HSYNC.
This clock signal CLK is used to drive the flip-flops 68 and 70, for example, type 74 flip-flops. As shown, the /Q outputs of the flip-flops 68 and 70 are applied to their D inputs. In operation, as the horizontal sync pulses HSYNC go high, the outputs of the flip-flops 68 and 70 flip from high to low every time a rising edge from the horizontal sync signal HSYNC is detected. Thus, at any given line in the frame, the transistor 66 is either on or off, while the transistor 64 is an opposite state. Since the REDOUT and the BLUEOUT signals are connected to the collectors of the transistors 66 and 68, on any given line, and alternating frame by frame, the REDOUT signal will be pulled to ground and the BLUEOUT signal will be allowed to pass through to the output connector P2 and vice versa. This alternation, line by line, of having REDON, BLUEOFF and then REDOFF, BLUEON saves bandwidth, which is critical for RF transmission, and, along with the amplification provided by the op amps 60 and 62 of the original RED and BLUE color video signals, allows for virtually no noticeable difference from a full bandwidth RGB signal.
The connectors JP 1 and JP2 are used for the power supply for the op amps 60 and 62.
Alternatively, as discussed above, all three color video signals may be time multiplexed.
Obviously, many modifications and variations of the present invention are possible in light of the above teachings. For example, the signals may be transmitted in digital form. Thus, it is to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described above.
What is claimed and desired to be covered by a Letters Patent is as follows:

Claims

1. A system for encoding RGB color video signals for transmission for display on a CRT or LCD the system, comprising: means for receiving signals representative of standard RGB signals, including three color video signals RED, BLUE and GREEN color video signals; means for combining two or more of said three color video signals to form composite signals; means for transmitting said composite video signals; and means for receiving said composite signals.
2. The system as recited in claim 1, wherein said combining means included means for scaling and summing said two or more of said three color video signals such that said video signals do not overlap.
3. The system as recited in claim 1, wherein said combining means includes means for time multiplexing of said two or more of said three color video signals.
4. The system as recited in claim 2, further including means for reconstructing said two or more of said three color video signals from said composite signals defining reconstructed color video signals, wherein said reconstructed color video signals are representative of the original RGB color video signal.
5. The system as recited in claim 4, wherein reconstructing means includes means for separating said two or more of said color video signals to reconstruct the original color video signals.
PCT/US1999/024370 1998-10-20 1999-10-19 Rgb encoding WO2000023978A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU13169/00A AU1316900A (en) 1998-10-20 1999-10-19 Rgb encoding

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10492898P 1998-10-20 1998-10-20
US10496798P 1998-10-20 1998-10-20
US60/104,967 1998-10-20
US60/104,928 1998-10-20

Publications (1)

Publication Number Publication Date
WO2000023978A1 true WO2000023978A1 (en) 2000-04-27

Family

ID=26802093

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/024370 WO2000023978A1 (en) 1998-10-20 1999-10-19 Rgb encoding

Country Status (2)

Country Link
AU (1) AU1316900A (en)
WO (1) WO2000023978A1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093652A (en) * 1987-12-04 1992-03-03 Thorn Emi Plc Display device
US5206833A (en) * 1988-09-12 1993-04-27 Acer Incorporated Pipelined dual port RAM
US5537579A (en) * 1993-03-19 1996-07-16 Fujitsu Limited Method and apparatus for managing color data

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093652A (en) * 1987-12-04 1992-03-03 Thorn Emi Plc Display device
US5206833A (en) * 1988-09-12 1993-04-27 Acer Incorporated Pipelined dual port RAM
US5537579A (en) * 1993-03-19 1996-07-16 Fujitsu Limited Method and apparatus for managing color data

Also Published As

Publication number Publication date
AU1316900A (en) 2000-05-08

Similar Documents

Publication Publication Date Title
EP0897641B1 (en) Wide gamut display driver
US5132828A (en) Analog video fiber optic link
US5844619A (en) Flicker elimination system
US4745461A (en) R,G,B level control in a liquid crystal TV using average of composite video signal
US5576723A (en) VGA signal converter for converting VGA color signals to VGA monochrome signals
CS237191A3 (en) Apparatus for modulation of spot wobble speed with blocking circuit
US5926172A (en) Video data transmission and display system and associated methods for encoding/decoding synchronization information and video data
JPH02295226A (en) Signal processor
US6956621B2 (en) High impedance digital full line video clamp
JPH04505389A (en) Data transfer during active image period
US4543599A (en) Analog-to-digital conversion apparatus including double dither signal sources
US5920355A (en) Image processing apparatus having on-screen display function
GB2202106A (en) Interlace-progressive scanning converter
US5132827A (en) Optical fibre communication link for connecting a peripheral device to a computer system
WO2000023978A1 (en) Rgb encoding
US20050198674A1 (en) Cinema fiber optic platform
CN101257570A (en) Pedestal level control circuit
US5798799A (en) Controller for providing timing signals for video data
KR100350306B1 (en) white balance preservation device for electric light board
US11641291B2 (en) Signal transmission device and signal transmission method
KR100212384B1 (en) Video signal transmission method
CN1042282A (en) Satellite receiver and the also television signal processing circuit that is applicable to satellite receiver
JPH1195713A (en) Connection circuit between external image equipment and liquid crystal panel part
JPH03205966A (en) Brightness correction circuit
KR100208002B1 (en) Image signal generation apparatus

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref country code: AU

Ref document number: 2000 13169

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase