WO2000028477A1 - Image processing apparatus - Google Patents
Image processing apparatus Download PDFInfo
- Publication number
- WO2000028477A1 WO2000028477A1 PCT/GB1999/003716 GB9903716W WO0028477A1 WO 2000028477 A1 WO2000028477 A1 WO 2000028477A1 GB 9903716 W GB9903716 W GB 9903716W WO 0028477 A1 WO0028477 A1 WO 0028477A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sub
- regions
- rendering
- tiles
- image
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
Definitions
- This invention relates to apparatus for the processing of images.
- the invention is particularly, though not exclusively, suitable for use in systems for the real-time rendering, texturing or shading of three-dimensional (3D) images.
- Real-time here means sufficiently quickly for the image to be displayed without appreciable perceptible delay to the viewer.
- the best known existing system for generating realtime 3D images is the Z-buffer (or depth buffer) image precision algorithm.
- the Z-buffer algorithm requires a frame buffer in which color values are stored for each pixel (elementary picture element) in an image. In addition to this it requires a Z-buffer with an entry for each pixel. In this Z-buffer, a Z value or depth value is stored for each pixel.
- polygons are rendered into the frame buffer in arbitrary order. As a subsequent polygon is entered into the frame buffer, if a point on the polygon is nearer to the viewer than the point already in the frame buffer for that pixel, then the new point's color and Z value replace the previously-stored values.
- the texturing or shading is applied to the polygon before it is rendered into the frame buffer.
- the system is fed with a list of vertices which define the polygons, and texture and shading operations are performed on each polygon before a depth test is executed.
- the performance of such systems is limited by various factors, including the input data bandwidth, the speed of texturing and shading, and the local memory interface bandwidth. It has been proposed to improve the system performance by the use of dual rendering devices, which are 'scan line interleaved'.
- the system can determine whether any surface is visible. If it is visible, that surface is then textured or shaded as desired. However if it is not visible, texturing and shading of the surface is not necessary.
- One advantage of this system over the Z-buffer is that non-visible surfaces do not have to be textured or shaded. Texturing or shading of images requires a great deal of processing power. The reduction in processing achieved by the system of the above-mentioned United States Patent is therefore very useful, and can be quite dramatic with certain types of image, particularly those having many overlapping polygons or surfaces.
- each surface is defined as being a forward surface, if it is at the front of the object and thus faces towards the observer, or a reverse surface if it forms part of the back of the object and thus faces away from the observer.
- a comparison is made of the distances from the observation point to (a) the forward surface intersection with the ray which is furthest from the observation point and (b) the reverse surface intersection with the ray which is closest to the observation point.
- the technique makes it particularly easy to apply shadows to appropriate parts of the image.
- the system is also able to deal with transparency which can take various forms.
- the technique has advantages over the Z-buffer system, but nevertheless processing requirements can still be a constraint. It is proposed in the Patent to improve performance by subdividing the image plane or screen into a plurality of sub-regions or 'tiles'.
- the tiles are conveniently rectangular (including square) .
- those objects having surfaces which could fall within the tile are first determined, and only those objects within the tile are processed, thus decreasing the number of surfaces to be processed.
- the determination of which objects could contribute to each tile may be achieved by surrounding the object with a bounding volume, namely a cuboid which fully contains the object, and comparing the tile area with the bounding volume. To do this, all the bounding volumes are projected onto the image plane and are tested against the corners of the tiles.
- this preferred embodiment of the invention takes the form of image processing apparatus for rendering (i.e. coloring, texturing or shading) an image includes a tiling device which divides the image into sub-regions or tiles. Two rendering devices are provided, and the tiles are allocated so that some are processed by one rendering device and some by the other. Polygons representing surfaces of objects to be displayed are tested against the tiles. If the surface falls into one sub-region only, the data is sent to one rendering device only. On the other hand, if the surface falls into two sub-regions being handled by the different rendering devices, then the data is sent to both rendering devices. The result is that a substantial proportion of the data need only be supplied to and processed by one rendering device, thereby speeding the operation of the apparatus. The outputs of the two rendering devices are subsequently combined by tile interleaving and image display circuitry.
- Figure 1 illustrates an portion of an image plane containing several objects and having tiles of variable sizes, taken from U.S. Patent 5,729,672,
- Figure 2 illustrates a portion of the screen containing tiles m accordance with an embodiment of the present invention
- Figure 3 is a diagram showing a bounding box around an object
- Figure 4 is a flow chart of the procedure used to determine the co-ordinates of a bounding box around an object
- Figure 5 illustrates a portion of the screen containing tiles in a modification of the embodiment of Figure 1; and Figure 6 is a block schematic diagram of hardware used in preferred image processing apparatus embodying the invention .
- FIG. 2 there is shown a portion 20 of a screen which contains twelve sub-regions or tiles 22 as shown.
- Each tile is typically 32 pixels or 64 pixels square, that is, using a conventional raster scan, 32 or 64 pixels long by 32 or 64 lines high.
- two objects are diagrammatically shown on this Figure, namely a house 24 and a bicycle 26. Each of these objects extends, for the sake of illustration, over two of the tiles 22. In the case of the house 24 these are one above the other in the image, and in the case of the bicycle they are side by side. Either way the operation is the same.
- the tiles are divided into two groups of tiles. As shown, the tiles are split into two groups in checkerboard fashion. As shown in Figure 2, alternate tiles are shaded light or dark on the figure, with each light tile 22A being surrounded by four dark tiles and each dark tile 22B being surrounded by four light tiles. The light and dark tiles thus form diagonals across the screen.
- the rendering of the objects is split between two processors which may be referred to as processor A and processor B.
- processor A and processor B Each group of tiles is associated with a respective one of the processors A and B. That is, all the light tiles 22A are associated with processor A and all the dark tiles 22B, as shown in Figure 2, are associated with processor B. All the processing of surfaces which are seen in a light tile is undertaken by processor A and all the processing of surfaces which are seen in a dark tile is undertaken by processor B.
- Complex objects can be seen to be made up of a group of several smaller polygons.
- the house 24 is made up of a triangle for the roof 28, a triangle and a square for the chimney 30, and rectangles for the main body 32 of the house, the windows 34, and the door 36.
- Those polygons which make up the roof 28, the chimney 30, and the upstairs one of the windows 34 lie entirely within a light tile 22A, and so need only be sent to processor or device A.
- the door 36 and the downstairs window 34 lie entirely within a dark tile 22B, and so need only be sent to processor or device B.
- the mam body 32 of the house overlaps two tiles. Accordingly it must be sent to both processors or devices as it affects the display m both a light tile and a dark tile.
- the polygons which make up the front wheel, the front forks and the handlebars are sent to device A only; the rear wheel, the rear forks and the saddle are sent to device B only; while the frame of the bicycle is sent to both devices. Larger objects may extend over three or more tiles, but the processing applied and its effects are the same as with objects that overlap just two tiles.
- each of the polygons which make up the complex object can be achieved by drawing a rectangle to enclose the entire polygon, and then testing the rectangle against the co-ordinates of the tiles of the screen to determine the extent of the polygon.
- This is illustrated m Figure 3, which shows an arbitrary polygon 4C.
- This polygon is shown as a re-entrant polygon and may conveniently be broken into non-re-entrant polygons for processing, if desired, but the principle of establishing the bounding box is the same.
- Polygon data is supplied to the rendering device by giving the co-ordinates of each vertex of the polygon. The co-ordinates are given in a Cartesian system which has three orthogonal axes, X, Y and Z.
- the final display screen is assumed to be in the plane of the X-Y axes, while the Z axis represents the depth of the object, as is conventional.
- the procedure used to determine the minimum values of x and y which define the corners 44 of the bounding box 42 is illustrated m Figure 4.
- a first step 52 the input values x._, y._ for the first vertex processed are initially assumed to be the desired values x m _, x_, ⁇ , y mil , y-, a • Tne next vertex is then processed in step 54.
- the new input values x ⁇ n , y ⁇ r are compared with the stored values for x ⁇ ._, x max , y m r , yêt x . If for either x or y the new input value is less than the stored minimum value then it replaces the minimum value, and if the new input value exceeds the maximum value it replaces "the maximum value.
- step 56 a check is made to see whether the last vertex defining the polygon has been processed. If not, the procedure returns to step 54 to process the next vertex. If it has, then the co-ordinates of the bounding box 42 have now been determined, and the procedure moves to step 58 where a determination is made to see whether the bounding box overlaps the screen tile which is being processed. This determination also is made by simple comparison of the XY co-ordinates of the corners 44 of the bounding box 42 with the XY co-ordinates of the corners of the tile.
- the tile size in terms of the number of pixels is preferably chosen to be a power of two, e.g. 32 or 64, which has the consequence that the screen tile test 58 reduces to a number of simple binary comparisons.
- FIG. 5 illustrates a form of division in which a large rectangle 2 contains a small rectangle 1 of shorter height and width.
- the device B is arranged to process the tiles forming the smaller rectangle 1, and the processor A is arranged to process what is left, that is rectangle 2 with rectangle 1 excluded.
- Rectangle 1 is thus defined for processor A as an inclusion rectangle and rectangle 2 as an exclusion rectangle. That is, all polygons entirely enclosed in rectangle 1 are sent to device A. Polygons outside rectangle 1 but inside rectangle 2 are sent to device B. Polygons which overlap the two areas are sent to both devices.
- the division of the screen is such that a substantial number of surfaces have to be sent only to one processor.
- the tiles are preferentially substantially square with, say, one side not more than twice or three times the length m pixels of the other, so that there is a reasonable HKelihood that a good proportion of the surfaces will fall only in one tile. In this way the processing is reduced by some surfaces having to be sent to one processor only.
- a split in which alternate scan-lines were processed by different processors would not provide any advantage because the number of surfaces which fall only on one scanlme is zero, or close to it.
- Another possible split would be in horizontal bands across the screen, but the bands would have to be sufficiently wide, e.g. the screen as a whole might be split into three or four bands.
- the tile aspect ratio is less than six to one. In any event, there will normally be at least three screen areas, with at least one of the processors being arranged to process at least two discrete separate image areas.
- Figure 6 shows in block schematic form image processing apparatus 60 embodying the invention and comprising a central processing unit (CPU) 62 connected to a main memory 64.
- a tiling device 66 defines the tiles and communicates with a local memory 68 as well as with the CPU 62.
- the tiling device effectively has two outputs to which are attached a first texturing or rendering device 70A and a second texturing or rendering device 70B.
- the outputs of the two rendering devices 68A and 68B are both applied to tile interleaving and image display circuitry 72.
- Objects are generated by the user (programmer) . They are defined by their vertices, and by texture codes which indicate the type of texturing required for each surface. This will include the color and other surface effects.
- a bounding box is generated for each surface, following the method described above.
- the bounding box is compared against the macro tiling pattern being employed, so as to determine which surfaces fall into which tiles, and hence which of the multiple rendering devices (two in this case) require the data.
- Surface vertices and texture codes are then stored in the appropriate local memory portion associated with each memory device.
- step 7 for some tiles is achieved by one processor and the same step for the other (dark) tiles is achieved by the other processor. This reduces the time required for processing by a factor less than but approaching a half.
- the outputs of the two processors are combined for application to the display buffer and subsequent display on the display screen.
- the system operates by supplying data defining a group of surfaces representing an object, e.g. the house or the bicycle in Figure 2.
- the display is subdivided into a large number of tiles, and a determination is made as to which surfaces fall into which tiles.
- the data is then applied to the two rendering devices in dependence upon which tile the various surfaces fall into.
- the data of some surfaces will be sent to one rendering device only and the data of other surfaces will be sent to both rendering devices. More particularly, when the surface falls into one tile only, e.g. the roof or the door in Figure 2, the data need only be sent to one rendering or texturing device.
- the surface data must be sent to both rendering devices .
- the invention is not limited to the use of two devices; more than two may be used if desired, in which case the screen is split up into an appropriate larger number of regions each comprising a respective group of tiles .
- the embodiments illustrated have the advantage that, assuming normal images are being processed, the processing time is reduced, due to the fact that the processors can operate simultaneously in parallel, each processor needing to process only some of the surfaces and not all the surfaces in the image.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT99954179T ATE258327T1 (en) | 1998-11-06 | 1999-11-08 | IMAGE PROCESSING DEVICE |
EP19990954179 EP1125250B1 (en) | 1998-11-06 | 1999-11-08 | Image processing apparatus |
JP2000581592A JP4480895B2 (en) | 1998-11-06 | 1999-11-08 | Image processing device |
DE69914355T DE69914355T2 (en) | 1998-11-06 | 1999-11-08 | IMAGE PROCESSING UNIT |
US09/831,386 US6750867B1 (en) | 1998-11-06 | 1999-11-08 | Image processing apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9824406.4 | 1998-11-06 | ||
GB9824406A GB2343598B (en) | 1998-11-06 | 1998-11-06 | Image processing apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000028477A1 true WO2000028477A1 (en) | 2000-05-18 |
Family
ID=10842011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1999/003716 WO2000028477A1 (en) | 1998-11-06 | 1999-11-08 | Image processing apparatus |
Country Status (7)
Country | Link |
---|---|
US (1) | US6750867B1 (en) |
EP (1) | EP1125250B1 (en) |
JP (1) | JP4480895B2 (en) |
AT (1) | ATE258327T1 (en) |
DE (1) | DE69914355T2 (en) |
GB (1) | GB2343598B (en) |
WO (1) | WO2000028477A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002052506A1 (en) * | 2000-12-22 | 2002-07-04 | Volume Interactions Pte. Ltd. | A method of rendering a graphics image |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7061495B1 (en) * | 2002-11-18 | 2006-06-13 | Ati Technologies, Inc. | Method and apparatus for rasterizer interpolation |
US7796133B1 (en) | 2002-11-18 | 2010-09-14 | Ati Technologies Ulc | Unified shader |
US7633506B1 (en) * | 2002-11-27 | 2009-12-15 | Ati Technologies Ulc | Parallel pipeline graphics system |
US8933945B2 (en) * | 2002-11-27 | 2015-01-13 | Ati Technologies Ulc | Dividing work among multiple graphics pipelines using a super-tiling technique |
JP2005100176A (en) * | 2003-09-25 | 2005-04-14 | Sony Corp | Image processor and its method |
US8133115B2 (en) | 2003-10-22 | 2012-03-13 | Sony Computer Entertainment America Llc | System and method for recording and displaying a graphical path in a video game |
US7403661B2 (en) * | 2004-02-12 | 2008-07-22 | Xerox Corporation | Systems and methods for generating high compression image data files having multiple foreground planes |
US20060071933A1 (en) | 2004-10-06 | 2006-04-06 | Sony Computer Entertainment Inc. | Application binary interface for multi-pass shaders |
DE602004011234T2 (en) * | 2004-11-19 | 2009-01-02 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and device for generating three-dimensional images |
US7636126B2 (en) | 2005-06-22 | 2009-12-22 | Sony Computer Entertainment Inc. | Delay matching in audio/video systems |
US7965859B2 (en) | 2006-05-04 | 2011-06-21 | Sony Computer Entertainment Inc. | Lighting control of a user environment via a display device |
US7880746B2 (en) | 2006-05-04 | 2011-02-01 | Sony Computer Entertainment Inc. | Bandwidth management through lighting control of a user environment via a display device |
GB2449398B (en) * | 2006-09-29 | 2009-02-11 | Imagination Tech Ltd | Improvements in memory management for systems for generating 3-dimensional computer images |
US8797320B2 (en) * | 2007-08-02 | 2014-08-05 | Disney Enterprises, Inc. | Surface shading of computer-generated object using multiple surfaces |
GB2452731B (en) * | 2007-09-12 | 2010-01-13 | Imagination Tech Ltd | Methods and systems for generating 3-dimensional computer images |
GB0723536D0 (en) | 2007-11-30 | 2008-01-09 | Imagination Tech Ltd | Multi-core geometry processing in a tile based rendering system |
JP5120174B2 (en) * | 2008-09-18 | 2013-01-16 | 富士通株式会社 | Drawing device |
US8152613B2 (en) * | 2009-01-14 | 2012-04-10 | Sony Computer Entertainment America Llc | Tiled objects in digital environments |
GB0922126D0 (en) | 2009-12-17 | 2010-02-03 | Advanced Risc Mach Ltd | Graphics processing systems |
JP5393574B2 (en) | 2010-04-08 | 2014-01-22 | キヤノン株式会社 | Image processing apparatus, image processing method, and program |
US10786736B2 (en) | 2010-05-11 | 2020-09-29 | Sony Interactive Entertainment LLC | Placement of user information in a game space |
JP5595151B2 (en) | 2010-07-13 | 2014-09-24 | キヤノン株式会社 | Image processing apparatus, compression method in image processing apparatus, and program |
JP5643574B2 (en) * | 2010-08-26 | 2014-12-17 | キヤノン株式会社 | Image processing apparatus and image processing method |
JP5664052B2 (en) | 2010-09-15 | 2015-02-04 | 富士通セミコンダクター株式会社 | Graphic processing apparatus and graphic processing program |
US9342817B2 (en) | 2011-07-07 | 2016-05-17 | Sony Interactive Entertainment LLC | Auto-creating groups for sharing photos |
GB2494903B (en) | 2011-09-22 | 2017-12-27 | Advanced Risc Mach Ltd | Graphics processing systems |
EP2648107B1 (en) * | 2012-04-05 | 2016-09-28 | Siemens Healthcare GmbH | Volume rendering on shared memory systems with multiple processors by optimizing cache reuse |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8828342D0 (en) * | 1988-12-05 | 1989-01-05 | Rediffusion Simulation Ltd | Image generator |
US5008838A (en) * | 1989-11-17 | 1991-04-16 | Digital Corporation | Method for simultaneous initialization of a double buffer and a frame buffer |
US5729672A (en) * | 1993-07-30 | 1998-03-17 | Videologic Limited | Ray tracing method and apparatus for projecting rays through an object represented by a set of infinite surfaces |
US6313841B1 (en) * | 1998-04-13 | 2001-11-06 | Terarecon, Inc. | Parallel volume rendering system with a resampling module for parallel and perspective projections |
-
1998
- 1998-11-06 GB GB9824406A patent/GB2343598B/en not_active Expired - Lifetime
-
1999
- 1999-11-08 AT AT99954179T patent/ATE258327T1/en not_active IP Right Cessation
- 1999-11-08 US US09/831,386 patent/US6750867B1/en not_active Expired - Lifetime
- 1999-11-08 JP JP2000581592A patent/JP4480895B2/en not_active Expired - Lifetime
- 1999-11-08 EP EP19990954179 patent/EP1125250B1/en not_active Revoked
- 1999-11-08 DE DE69914355T patent/DE69914355T2/en not_active Expired - Lifetime
- 1999-11-08 WO PCT/GB1999/003716 patent/WO2000028477A1/en active IP Right Grant
Non-Patent Citations (2)
Title |
---|
COPPEN D ET AL: "A DISTRIBUTED FRAME BUFFER FOR RAPID DYNAMIC CHANGES TO 3D SCENES", COMPUTERS AND GRAPHICS,GB,PERGAMON PRESS LTD. OXFORD, vol. 19, no. 2, March 1995 (1995-03-01), pages 247-250, XP000546629, ISSN: 0097-8493 * |
KAWAI T ET AL: "EVALUATION OF PARELLE RAY TRACING ALGORITHM USING SCREEN SPACE SUBDIVISION FOR IMAGE GENERATION SYSTEM MAGG", SYSTEMS & COMPUTERS IN JAPAN,US,SCRIPTA TECHNICA JOURNALS. NEW YORK, vol. 25, no. 11, October 1994 (1994-10-01), pages 78-86, XP000499051, ISSN: 0882-1666 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002052506A1 (en) * | 2000-12-22 | 2002-07-04 | Volume Interactions Pte. Ltd. | A method of rendering a graphics image |
Also Published As
Publication number | Publication date |
---|---|
DE69914355T2 (en) | 2004-11-11 |
DE69914355D1 (en) | 2004-02-26 |
ATE258327T1 (en) | 2004-02-15 |
GB2343598B (en) | 2003-03-19 |
GB9824406D0 (en) | 1998-12-30 |
EP1125250A1 (en) | 2001-08-22 |
GB2343598A (en) | 2000-05-10 |
US6750867B1 (en) | 2004-06-15 |
JP4480895B2 (en) | 2010-06-16 |
EP1125250B1 (en) | 2004-01-21 |
JP2002529865A (en) | 2002-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1125250B1 (en) | Image processing apparatus | |
EP0610004B1 (en) | Image generating apparatus and method of generating an image | |
JP4499292B2 (en) | Shading of 3D computer generated images | |
EP1127337B1 (en) | Shading 3-dimensional computer generated images | |
US4825391A (en) | Depth buffer priority processing for real time computer image generating systems | |
US5963210A (en) | Graphics processor, system and method for generating screen pixels in raster order utilizing a single interpolator | |
JP5185418B2 (en) | Method and apparatus for rendering translucent 3D graphics | |
US6509897B1 (en) | Method and system for providing implicit edge antialiasing | |
US20160292910A1 (en) | Untransformed display lists in a tile based rendering system | |
EP2548176B1 (en) | Processing of 3d computer graphics data on multiple shading engines | |
US6906715B1 (en) | Shading and texturing 3-dimensional computer generated images | |
EP1295256B1 (en) | Method and system for image rendering with tiles | |
US20040100471A1 (en) | Dividing work among multiple graphics pipelines using a super-tiling technique | |
US5719598A (en) | Graphics processor for parallel processing a plurality of fields of view for multiple video displays | |
WO2009068893A1 (en) | Multi-core rasterisation in a tile based rendering system | |
EP1127338B1 (en) | Depth sorting for use in 3-dimensional computer shading and texturing systems | |
EP0725365A1 (en) | Shading three-dimensional images | |
GB2465812A (en) | Distributed processing for rendering 3D images |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1999954179 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09831386 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 581592 Kind code of ref document: A Format of ref document f/p: F |
|
WWP | Wipo information: published in national office |
Ref document number: 1999954179 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1999954179 Country of ref document: EP |