WO2000038168A1 - Fast readout of multiple digital bit planes for display of greyscale images - Google Patents

Fast readout of multiple digital bit planes for display of greyscale images Download PDF

Info

Publication number
WO2000038168A1
WO2000038168A1 PCT/GB1999/004277 GB9904277W WO0038168A1 WO 2000038168 A1 WO2000038168 A1 WO 2000038168A1 GB 9904277 W GB9904277 W GB 9904277W WO 0038168 A1 WO0038168 A1 WO 0038168A1
Authority
WO
WIPO (PCT)
Prior art keywords
bitplanes
duration
stored
read
binary
Prior art date
Application number
PCT/GB1999/004277
Other languages
French (fr)
Inventor
Timothy Martin Coker
William Alden Crossland
Original Assignee
The Secretary Of State For Defence
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by The Secretary Of State For Defence filed Critical The Secretary Of State For Defence
Priority to AU18707/00A priority Critical patent/AU1870700A/en
Priority to KR1020017007756A priority patent/KR20010081083A/en
Priority to CA002353821A priority patent/CA2353821A1/en
Priority to US09/868,242 priority patent/US6930693B1/en
Priority to JP2000590155A priority patent/JP4612952B2/en
Priority to EP99962329A priority patent/EP1153383A1/en
Publication of WO2000038168A1 publication Critical patent/WO2000038168A1/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B26/00Optical devices or arrangements for the control of light using movable or deformable optical elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0247Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0257Reduction of after-image effects
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • G09G3/3651Control of matrices with row and column drivers using an active matrix using multistable liquid crystals, e.g. ferroelectric liquid crystals

Definitions

  • bitplanes of equal duration it is possible to decompose a n-level grey scale image into a plurality of binary image planes of equal duration, with a corresponding plurality of bitplanes of equal duration.
  • the durations of the bit planes are weighted, each bitplane being representative of one level (exponent) of the digitisation. This reduces the number of bit planes which need to be stored to synthesise an image, and can reduce addressing requirements somewhat.

Abstract

In a method of signal processing for greyscale imaging in which weighted bitplanes corresponding to a greyscale image are stored as binary strings in sequential locations in a memory, in decreasing order of intended duration (weighting), a number of read passes equal to the number of weighted bitplanes are made from the set of stored bitplanes, each pass commencing with the highest order bitplanes and continuing along the stored bitplanes in sequence, the lengths of the sequences being varied and selected such that at the end of the said number of read passes each bit plane has been read out a plurality of times proportional to or equal to its duration (weighting). The method has utility in driving high speed liquid crystal matrix arrays particularly where each bitplane needs to be refreshed. A small ac potential may be applied to the array between writing steps.

Description

FAST READOUT OF MULTIPLE DIGITAL BIT PLANES FOR DISPLAY
OF GREYSCALE IMAGES
The present invention relates to a method of operating a display or spatial light modulator in which the instantaneous intensity distribution afforded by the display or modulator is binary in nature but which is altered in a manner such that the time averaged distribution effectively has, or appears to have, multiple intensity levels. For display purposes, this means that the alteration must be sufficiently fast for averaging to occur at the eye, preferably avoiding any flicker. This requirement may or may not apply for other purposes.
The invention can be used in conjunction with any spatial light modulator capable of producing a binary image, including those comprising an array of individually addressable cells or pixels, and those where the binary image is produced by scanning of a modulated light beam, for example. The term " binary spatial light modulator " used herein is intended to encompass all such devices, whether they are used for display or other purposes, for example information recordal, and variable components (for example lenses, filters and diffraction gratings) in optical systems. The term is intended to cover passive modulators where an existing light beam is affected by the modulator, and also those which act as light sources, for example arrays of light emitters, and electroluminescent devices.
The term "image" as used herein is used to denote any spatially varied light distribution, normally, but not necessarily, of light intensity, and its production or resulting distribution will be referred to by the term "display".
Furthermore, although the term "grey scale" is used herein as denoting a multi-level distribution, it should be made clear that the term is used in relation to any colour, including white. In addition, although the methods, arrays, backplanes, circuitry etc. of the invention and its embodiment are described in relation to a single colour (monochrome images), including white, it is envisaged that variable colour images or displays etc. will be produced in manners known per se, such as by spatially subdividing a single array into different colour pixels, superimposing displays from differently coloured monochrome arrays for example by projection, or temporal multiplexing, for example sequential projection of red green and blue images.
Temporally varying binary modulation to achieve a multiple intensity effect is known, and can be effected by the use of multiple bit planes. In such a scheme, an array of digitised values, of amplitudes corresponding to the grey scale values allocated to the pixels of the array, is decomposed into a multiplicity of bit planes. This multiple bit plane technique may be used with any binary spatial light modulator as defined above.
It is possible to decompose a n-level grey scale image into a plurality of binary image planes of equal duration, with a corresponding plurality of bitplanes of equal duration. However, in a preferred form, known as a weighted bit plane technique, the durations of the bit planes are weighted, each bitplane being representative of one level (exponent) of the digitisation. This reduces the number of bit planes which need to be stored to synthesise an image, and can reduce addressing requirements somewhat.
Although in certain cases, it would be possible to use digital bases other than 2, this complicates matters insofar as each bit plane is not binary and thus is not so easily stored. Furthermore, each location of such a bit plane would then have more than one non-zero value, and the variation in non-zero values across the bit plane would need to be taken into account for the durations of operation of each pixel (possibly by further decomposing the non-binary plane to two or more binary planes). The discussion below will be limited to binary weighting, but the principles set out in such a context are believed to be sufficient to enable the skilled person to extrapolate to other exponential bases if required or desired.
Where the digitisation is binary, so that each bit plane is an array of digital Is and Os, it is then only necessary to display each bit plane for a total period proportional to its binary weighting to provide a time averaged image equivalent to the digitised grey scale image.
Where possible, it is convenient to display each binary bit plane once for the total duration necessary to contribute to the grey scale image, but it is also possible to display one or more of the bit planes a plurality of times, not necessarily sequentially, provided that the total time spent in displaying each bitplane, relative to the total time spent in displaying all the bitplanes, is proportional to its binary weighting.
The different bit planes for a grey scale image can be stored as sequential binary strings in a computer, and will be read out one at a time in any desired order after which they can be discarded unless the image needs to be repeated. It is computationally easiest to read out the bit planes in the order in which they have been stored, since then the only address which needs to be stored is the starting address of the first stored bit planes, all bit planes then being read out one at a time simply by clocking out a predetermined number of data bits in sequence for each bit planes.
It might be possible immediately to replace bit planes that have been read by the bit planes for a succeeding image, particularly where the bit planes are being produced in real time. However, under other circumstances this could be difficult, and the set of bit planes for a successive image will then normally be stored elsewhere. In certain cases it would be possible to provide storage for just two bit planes one of which is written while the other is being read, and vice versa.
It would also be possible to control the reading and/or writing processes so as to convert the image standards as desired, for example from line sequential to interlaced.
As or after each bit plane is read from memory, it is then written, e.g. using the single pass scheme described below, and viewed over a period corresponding to its weighting so that the eye synthesises the intended grey scale image. The single pass scheme is preferred insofar as it merely over-writes the preceding bitplane without the need for a second pass, the associated front electrode switching and blanking pulses. The avoidance of lost time between successive valid images enables continuous illumination and the easier provision of bitplanes of an accurately weighted duration.
In such a scheme, each pixel is subjected to a series of voltage pulses according to the point in the grey scale it represents (as in the number representing the grey scale level, and usually but not necessarily in that order). There are more points in the grey scale than there are applications of voltages, due to the weighting employed, which is advantageous since it reduces the time spent actually driving the array. Each applied voltage may be of the same or opposed polarity compared to the preceding voltage, and the same number of voltage pulses, equal to the number of bit planes (ignoring polarity), is applied to each pixel to synthesise the image.
For example, in a 64 level grey scale with binary weighting, there will be 6 bit planes with relative durations of 2nt where n ranges from 0 to 5, and each pixel can be represented by a corresponding 6 digit binary number.
However, double pass schemes below could alternatively be adapted for use in multiple or weighted bit plane schemes.
To achieve dc balance, it would be possible to produce each binary bit plane by any binary imaging method which itself produces dc balance - for example by starting from a blank image, writing, viewing and erasing the binary image by selective energisation (+N) and driven blanking (-N) of selected pixels only.
However, in most or all of such schemes, the actual duration of the binary image is not directly proportional to the time allocated thereto, for example because of intervening blanking steps, etc., leading to a degree of distortion in the binary nature of the bitplane periods, and hence the perceived grey scale values. While this could be compensated for if desired, it represents an additional complication. Recently there has been developed a novel spatial light modulator in the form of a smectic liquid crystal layer disposed between an active semiconductor backplane and a common front electrode. It was developed in response to a requirement for a fast and, if possible, inexpensive, spatial light modulator comprising a relatively large number of pixels (320 x 240 up to 640 x 480) with potential application not only as a display device, but also for other forms of optical processing such as correlation and holographic switching. Depending on the manner in which it is driven, and the value of the applied voltage, the modulator may be driven at a line rate of at least 10MHz and a frame rate of up to 15 to 20kHz, requiring a data input of around 1 to 1.5 Gpixel per second. Typically, while the pixel address time is around 100 nanoseconds, the pixel will actually take around 1 to 5 microseconds to switch between optical states; and while overall frame writing time is of the order of 24 microseconds, the frame to frame writing period is around 80 microseconds.
This spatial light modulator can be driven according to single pass schemes, in which the front electrode is placed at a potential of N/2 relative to the backplane pixels, which are switched to zero volts or N volts.
Alternatively it can be driven according to double pass schemes in which in one pass the front electrode is placed at zero volts and selected pixels are turned ON by switching pixel elements of the backplane array to V volts, and in the other pass the front electrode is placed at V volts and selected pixels are turned OFF by switching elements of the array to zero volts. For pixels which are not in the process of being switched the elements of the backplane follow the voltage of the front electrode. To maintain the same potential difference therebetween, the voltage at all backplane pixel elements of the array is simultaneously switched as the voltage on the front electrode is changed between zero and V volts.
Our copending International Patent Applications (ref: P20957WO, priority GB9827952.4; P20958WO and P20958WO1, both priority GB9827965.6; P20959WO, priority GB9827900.3; P20960WO, priority GB9827901.1; P20961WO, priority GB9827964.9; P20962WO, priority GB9827945.8); and P20963WO, priority GB 9827944.1) relate to other inventive aspects associated with this spatial light modulator, including the single and double pass schemes referred to in the preceding paragraph.
The aforesaid spatial light modulator is ideally suited to the use of the bitplane technique mentioned above. However, the present invention is not limited to liquid crystal modulators, but can be applied to any spatial light modulator as referred to above.
One problem which arises, particularly when operating liquid crystal display and modulators, is that of maintaining a dc balance at individual pixels. Our copending International Patent Application (ref: P20963WO) filed together with this application is directed to a weighted bit plane technique as described above in which at least some of the bit planes are modified, and relates to a method of grey scale imaging using a weighted bit plane technique, in which an n-digit binary number represents the intended grey level of each pixel location in an array of binary pixels, wherein at least one said binary number has an unequal number of Is and 0s, said method comprising the step of altering the number to a closely adjacent value such as to reduce the inequality of Is and Os. That method has particular but not exclusive relevance to the production of effective grey scale intensity distributions for display purposes, where the effective duration of the binary images (length and/or number of repeats) is such that temporal integration thereof, for example by a viewer, gives the grey scale image. It finds particular but not exclusive application to liquid crystal spatial light modulators, and enables dc balance to be obtained or at least more closely approximated at each pixel.
The weighted bitplane method as operated therein requires that relaxation of the liquid crystal pixels is negligible over the duration of the longest bitplane, and this is not always possible. In such a case, the bitplanes can be refreshed during the bitplane period(s), but at the expense of dc balance. Basically, a refresh step comprises repeating the application of the same voltage as was applied at the start of the bitplane so as to restore the switched state of the pixel. It may even be that the nth power binary weighted bitplane needs to be refreshed (2n-l) times subsequent to the first writing so that a 2n greyscale will involve 2" frame writes of binary images when the refresh writing stages are included.
In a refresh scheme, bitplanes are read out more than once, depending on the duration thereof. Thus it is not possible to discard the bitplane until it has undergone its final reading. Furthermore, if each bitplane is repeatedly read for the requisite number of times before proceeding to the next bitplane, it is necessary to store the starting address of the two bitplanes.
For example, taking a simple case of three bitplanes A, B and C, of relative durations 4t, 2t and t respectively, it would be possible to read these out in the order AAAABBC. However, this necessitates storing the start addresses of each of the bitplanes, apart from plane C which is read only once, in order that the correct place for the refresh readout may be reached.
In addition, and perhaps more importantly, there are cases where it is necessary to rewrite the entire grey scale image before proceeding to a new image, where display times are long or relaxation is fast for example. In such a case it is necessary not only to store the start address of the bitplane next to be used, but also the start address of the first bit plane of the entire sequence, until that image information is no longer required.
An improved method of readout in such cases makes it possible to avoid the storage of a plurality of start addresses. At the high speeds involved in reading out the images when using the spatial light modulator of the preferred embodiment, this apparently minor step can be computationally significant and advantageous.
According to the present invention a plurality of the highest order bitplanes, or all the bitplanes, are stored as binary strings in sequential locations in a memory, in decreasing order of intended duration (weighting), a predetermined number of read passes are made from the set of stored bitplanes equal to the number of weighted bitplanes, each pass commencing with the highest order bitplane and continuing along the stored bitplanes in sequence, the lengths of the sequences being selected and varied such that at the end of the predetermined number of read passes each bitplane has been read out a plurality of times proportional to or equal to its duration (weighting). Where the plurality does not include the lower order bitplane(s), these will be read out once, for duration(s) less than the lowest order bitplane of the plurality. This can be done at any time, including a period or periods within the reading out of the plurality, but is preferably performed before or after the entire plurality has been read.
Thus in a method according to the present invention the triple bitplane image exemplified above will be read out with read passes ABC (once), AB (once), and A (twice), which when combined can give an overall order, for example, of ABCABAA, or ABCAAAB or ABAAABC as desired. Only the start address needs to be stored since each read pass commences at the same place, and continues to an address determined by counters.
While some grey scale and refresh schemes automatically provide dc balance, a further option for schemes which do not do this is to allow dc imbalance to accumulate, for example while writing images and then allowing them to relax, calculating the imbalance (e.g. in an accompanying computer simulation), and then applying local dc voltages to the pixels of a magnitude and duration such as to provide zero average dc.
It should be understood that there have been references above to a liquid crystal cell incorporating an addressable array, the methods of the invention may be used in relation to any binary spatial light modulator. Where the imaging device is a liquid crystal device, prolongation of the binary images used to synthesise the grey scale image may be achieved in known manner by the application of an ac field between successive binary images.

Claims

1. A method of signal processing for greyscale imaging in which at least a plurality of the highest weighted bitplanes corresponding to a greyscale image are stored as binary strings in sequential locations in a memory, in decreasing order of intended duration (weighting), a number of read passes equal to the number of weighted bitplanes are made from the set of stored bitplanes, each pass commencing with the highest order bitplanes and continuing along the stored bitplanes in sequence, the lengths of the sequences being varied and selected such that at the end of the said number of read passes each bit plane has been read out a plurality of times proportional to or equal to its duration (weighting).
2. A method according to claim 1 wherein said plurality comprises all the bitplanes.
3. A method according to claim 1 wherein there is at least one additional lower order bitplane which is read out once, for a duration less than the duration of the lowest order bitplane of said plurality.
4. A method according to any preceding claim wherein the said number of read passes is repeated.
5. A method according to any preceding claim when used to address a spatial light modulator in the form of a liquid crystal display.
6. A method according to any preceding claim wherein a small ac potential difference is applied to pixels of the array in periods when images are not being written.
PCT/GB1999/004277 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images WO2000038168A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
AU18707/00A AU1870700A (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images
KR1020017007756A KR20010081083A (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images
CA002353821A CA2353821A1 (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images
US09/868,242 US6930693B1 (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images
JP2000590155A JP4612952B2 (en) 1998-12-19 1999-12-16 High-speed readout of multiple digital bitplanes for grayscale image display
EP99962329A EP1153383A1 (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9827944.1 1998-12-19
GBGB9827944.1A GB9827944D0 (en) 1998-12-19 1998-12-19 Displays based on multiple digital bit planes

Publications (1)

Publication Number Publication Date
WO2000038168A1 true WO2000038168A1 (en) 2000-06-29

Family

ID=10844517

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/GB1999/004277 WO2000038168A1 (en) 1998-12-19 1999-12-16 Fast readout of multiple digital bit planes for display of greyscale images
PCT/GB1999/004260 WO2000038162A1 (en) 1998-12-19 1999-12-16 Modified weighted bit planes for displaying grey levels on optical arrays

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/GB1999/004260 WO2000038162A1 (en) 1998-12-19 1999-12-16 Modified weighted bit planes for displaying grey levels on optical arrays

Country Status (9)

Country Link
US (2) US6930692B1 (en)
EP (2) EP1153383A1 (en)
JP (3) JP4612952B2 (en)
KR (2) KR20010081083A (en)
AU (2) AU1869300A (en)
CA (2) CA2354276A1 (en)
DE (1) DE69933238T2 (en)
GB (1) GB9827944D0 (en)
WO (2) WO2000038168A1 (en)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2836588B1 (en) * 2002-02-26 2004-05-21 Thomson Licensing Sa DIGITAL IMAGE DISPLAY METHOD AND DIGITAL DISPLAY DEVICE
CA2526467C (en) * 2003-05-20 2015-03-03 Kagutech Ltd. Digital backplane recursive feedback control
US20050062765A1 (en) * 2003-09-23 2005-03-24 Elcos Microdisplay Technology, Inc. Temporally dispersed modulation method
US7499065B2 (en) * 2004-06-11 2009-03-03 Texas Instruments Incorporated Asymmetrical switching delay compensation in display systems
WO2008094948A1 (en) * 2007-01-30 2008-08-07 F. Poszat Hu, Llc Image transfer apparatus
EP2115531B1 (en) * 2007-01-30 2012-12-12 F. Poszat HU, L.L.C. Spatial light modulator
EP2115530A1 (en) 2007-02-05 2009-11-11 F. Poszat HU, L.L.C. Holographic imaging systems
US8022861B2 (en) * 2008-04-04 2011-09-20 Toyota Motor Engineering & Manufacturing North America, Inc. Dual-band antenna array and RF front-end for mm-wave imager and radar
US20110261094A1 (en) * 2010-01-28 2011-10-27 Raman Research Institute Method to display images on a display device using bit slice addressing technique
US9922608B2 (en) 2015-05-27 2018-03-20 Apple Inc. Electronic device display with charge accumulation tracker
US11030942B2 (en) 2017-10-13 2021-06-08 Jasper Display Corporation Backplane adaptable to drive emissive pixel arrays of differing pitches
US11710445B2 (en) 2019-01-24 2023-07-25 Google Llc Backplane configurations and operations
US11637219B2 (en) 2019-04-12 2023-04-25 Google Llc Monolithic integration of different light emitting structures on a same substrate
US11238782B2 (en) 2019-06-28 2022-02-01 Jasper Display Corp. Backplane for an array of emissive elements
US11626062B2 (en) 2020-02-18 2023-04-11 Google Llc System and method for modulating an array of emissive elements
US11538431B2 (en) 2020-06-29 2022-12-27 Google Llc Larger backplane suitable for high speed applications
TW202303555A (en) 2021-07-14 2023-01-16 美商谷歌有限責任公司 Backplane and method for pulse width modulation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762375A2 (en) * 1995-08-31 1997-03-12 Texas Instruments Incorporated Bit-splitting for pulse width modulated spatial light modulator
EP0774745A2 (en) * 1995-11-17 1997-05-21 Matsushita Electronics Corporation Method and apparatus for driving a display device to produce a gray scale effect
EP0884717A1 (en) * 1997-06-13 1998-12-16 Matsushita Electric Industrial Co., Ltd. Method and apparatus for correcting image distortion removal for a plasma display panel using minimum MPD distance code

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4775891A (en) * 1984-08-31 1988-10-04 Casio Computer Co., Ltd. Image display using liquid crystal display panel
JPH05127612A (en) 1991-11-05 1993-05-25 Nippon Hoso Kyokai <Nhk> Half-tone image displaying method
EP0664917B1 (en) * 1992-10-15 2004-03-03 Texas Instruments Incorporated Display device
US5365283A (en) * 1993-07-19 1994-11-15 Texas Instruments Incorporated Color phase control for projection display using spatial light modulator
TW294807B (en) * 1993-10-08 1997-01-01 Toshiba Co Ltd
JP2666739B2 (en) * 1994-09-29 1997-10-22 日本電気株式会社 Display control device
JP2796619B2 (en) * 1994-12-27 1998-09-10 セイコーインスツルメンツ株式会社 Liquid crystal display panel gradation drive device
US6025818A (en) * 1994-12-27 2000-02-15 Pioneer Electronic Corporation Method for correcting pixel data in a self-luminous display panel driving system
JP2609440B2 (en) * 1995-04-24 1997-05-14 株式会社日立製作所 Drive device and method for liquid crystal display device
US5777589A (en) * 1995-04-26 1998-07-07 Texas Instruments Incorporated Color display system with spatial light modulator(s) having color-to-color variations in data sequencing
US5959598A (en) * 1995-07-20 1999-09-28 The Regents Of The University Of Colorado Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images
US6512853B2 (en) * 1995-08-14 2003-01-28 Barkfort Limited Method and apparatus for compressing digital image data
US6320986B1 (en) * 1995-08-18 2001-11-20 International Business Machines Corporation Preprocessing multiple bit per pixel sampled data for Lempel-Ziv compression
JP3618024B2 (en) * 1996-09-20 2005-02-09 パイオニア株式会社 Driving device for self-luminous display
EP0883295A3 (en) * 1997-06-04 1999-08-11 Texas Instruments Incorporated Method and system for the displaying of digital video data using pulse width modulation
US6034664A (en) * 1997-06-25 2000-03-07 Sun Microsystems, Inc. Method and apparatus for pseudo-random noise generation based on variation of intensity and coloration
US6278434B1 (en) * 1998-10-07 2001-08-21 Microsoft Corporation Non-square scaling of image data to be mapped to pixel sub-components
JP3283005B2 (en) * 1998-11-05 2002-05-20 インターナショナル・ビジネス・マシーンズ・コーポレーション A data transfer method that prevents the transition of image data

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762375A2 (en) * 1995-08-31 1997-03-12 Texas Instruments Incorporated Bit-splitting for pulse width modulated spatial light modulator
EP0774745A2 (en) * 1995-11-17 1997-05-21 Matsushita Electronics Corporation Method and apparatus for driving a display device to produce a gray scale effect
EP0884717A1 (en) * 1997-06-13 1998-12-16 Matsushita Electric Industrial Co., Ltd. Method and apparatus for correcting image distortion removal for a plasma display panel using minimum MPD distance code

Also Published As

Publication number Publication date
DE69933238D1 (en) 2006-10-26
AU1870700A (en) 2000-07-12
US6930693B1 (en) 2005-08-16
JP2003519395A (en) 2003-06-17
JP4612952B2 (en) 2011-01-12
AU1869300A (en) 2000-07-12
EP1141933B1 (en) 2006-09-13
CA2353821A1 (en) 2000-06-29
JP2011191770A (en) 2011-09-29
CA2354276A1 (en) 2000-06-29
DE69933238T2 (en) 2007-04-19
EP1141933B8 (en) 2007-01-17
KR20010089656A (en) 2001-10-08
GB9827944D0 (en) 1999-02-10
EP1141933A1 (en) 2001-10-10
JP2003519396A (en) 2003-06-17
EP1153383A1 (en) 2001-11-14
KR20010081083A (en) 2001-08-25
US6930692B1 (en) 2005-08-16
WO2000038162A1 (en) 2000-06-29

Similar Documents

Publication Publication Date Title
US6930693B1 (en) Fast readout of multiple digital bit planes for display of greyscale images
US6452589B1 (en) Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images
US6243072B1 (en) Method or apparatus for displaying greyscale or color images from binary images
US6784898B2 (en) Mixed mode grayscale method for display system
EP0618562B1 (en) A display apparatus and a driving method for a display apparatus
JP3230755B2 (en) Matrix driving method for flat display device
US5508716A (en) Plural line liquid crystal addressing method and apparatus
WO2006026000A2 (en) Segmenting a waveform that drives a display
EP0704087B1 (en) A method of driving a picture display device
KR19990083594A (en) Light Modulating Devices
US20040046752A1 (en) Forming modulated signals that digitally drive display elements
US7042429B2 (en) Display device and method of driving same
GB2294797A (en) Method of addressing a liquid crystal display
US20080042964A1 (en) Simple-matrix liquid crystal driving method, liquid crystal driver, and liquid crystal display apparatus
EP1365384A1 (en) Driving method for flat panel display devices
JPH08241060A (en) Liquid crystal display device and its drive method
JP2001282209A (en) Active matrix type display device
JPH06308914A (en) Liquid crystal display device
JPH0210398A (en) Driving method for display device
JPH10148810A (en) Method for driving liquid crystal display device and liquid crystal display device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref document number: 2353821

Country of ref document: CA

Ref country code: CA

Ref document number: 2353821

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1999962329

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 590155

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1020017007756

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020017007756

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1999962329

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 09868242

Country of ref document: US

WWW Wipo information: withdrawn in national office

Ref document number: 1020017007756

Country of ref document: KR