WO2000067074A1 - Streamlined ic mask layout optical and process correction through correction reuse - Google Patents
Streamlined ic mask layout optical and process correction through correction reuse Download PDFInfo
- Publication number
- WO2000067074A1 WO2000067074A1 PCT/US2000/005658 US0005658W WO0067074A1 WO 2000067074 A1 WO2000067074 A1 WO 2000067074A1 US 0005658 W US0005658 W US 0005658W WO 0067074 A1 WO0067074 A1 WO 0067074A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- area
- opc
- computer system
- programming instructions
- model
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
- G03F7/70441—Optical proximity correction [OPC]
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
Definitions
- the present invention relates to the field of integrated circuit (IC) design. More specifically, the present invention relates to the application of optical and process pre-compensations to an IC mask layout.
- IC integrated circuit
- EDA electronic design automation
- OPC techniques can be classified as rule-based techniques or model-based techniques.
- rule-based techniques certain predetermined corrections are made if certain pre-specified conditions are detected, e.g. when certain geometric features are employed in the presence of certain other features within certain critical distances.
- model-based techniques the corrections are calculated through computer simulations employing various models, e.g. optical models.
- rule- based techniques are less accurate, but they are less computational intensive.
- model-based techniques are more accurate, but they are more computationally intensive.
- some model- based techniques border on impractical, as they require very powerful computing systems. Therefore, designers of complex ICs are often faced with this difficult choice of accuracy versus computational efficiency.
- An EDA tool is provided with an OPC module that performs optical and/or process pre-compensations on an IC mask layout in a streamlined manner, reusing determined corrections for a first area on a second area, when the second area is determined to be equivalent to the first area for OPC purposes.
- the OPC module performs the correction on the IC mask layout on an area-by- area basis, and the corrections are determined iteratively using model-based simulations, which in one embodiment, include resist model-based simulations as well as optical model-based simulations.
- Figure 2 illustrates the concept of fragmenting an edge of a geometry feature of an IC mask layout
- Figures 3a-3b illustrate the concept of windowed area for OPC analysis
- Figure 4 further illustrates a correction database in accordance with one embodiment
- FIG. 5 illustrates the operational flow of the OPC module in accordance with one embodiment
- FIG. 6 illustrates an example EDA tool incorporated with the OPC module of the present invention, in accordance with one embodiment
- Figure 7 illustrates an example computer system suitable to be programmed with the programming instructions implementing the EDA tool of Fig. 6.
- OPC module 100 incorporated with the teachings of the present invention, which includes automatic performance of OPC to IC mask layout 102, on an area-by-area basis, to generate corrected IC mask layout 104.
- OPC module 100 reuses corrections determined for a first area on a second area, when the second area is considered to be equivalent to the first area for OPC purposes.
- the amount of computations required to perform OPC on IC mask layout 102 to generate IC mask layout 104 are substantially reduced.
- OPC module 100 includes a number of pre-processors 108, equivalency analyzer 109, simulator 110, correction postprocessor 112, and correction database 114, operationally coupled to each other as shown.
- Pre-processors 108 include in particular, fragmentation pre-processor 108a and tagging pre-processor 108b.
- Pre-processors 108 collectively pre- process the formal description of IC mask layout 102 to prepare the descriptive data for the subsequent analyses to determine the appropriate correction.
- pre-processors 108 collectively prepare the descriptive data to enable the subsequent analyses to be efficiently performed in accordance with the streamlined approach of the present invention, that is allowing the determined corrections for one area to be efficiently reused for another OPC equivalent area.
- Equivalency analyzer 109 performs pattern recognition analysis to determine if two areas are "equivalent” for OPC purposes, on an area-by-area basis. If equivalent, analyzer 109 further causes the earlier determined corrections to be reused on the area to avoid repeating the costly re-computations.
- Simulator 110 performs for each "unique” area, model-based analyses to determine the appropriate corrections for the particular "unique” area.
- Correction post-processor 112 makes the determined corrections for each area. For each "unique" area, the simulation and correction process is performed multiple times, iteratively, referencing desired results 106, until the corrected mask layout is considered to be sufficiently pre-compensated that it is likely to yield the desired image, within a predetermined tolerance level.
- Correction database 114 stores the data necessary to allow two areas to be compared and determined whether they are equivalent for OPC purposes. Furthermore, correction database 114 stores the data necessary to allow the corrections determined for one area to be reused for another area, when the latter area is determined to be equivalent to the former area for OPC purposes.
- IC mask layout 102 is described in GDS II format, comprises of polygons and paths, more specifically, vertices of polygons and paths, among other things.
- Fragmentation pre-processor 108a takes each edge of the geometries, and injects additional "vertices" to further fragment the edge into multiple edge segments or fragments, for analysis purpose, thereby improving the resolution of the subsequent analyses performed to determine the appropriate corrections (see. Fig. 2).
- such injection of additional vertices and fragmentation of the edges into multiple edge fragments result in substantial increase in computational cost for the subsequent simulation analyses.
- equivalency analyzer 109 advantageously ensures the costly computations are performed only once for each OPC "unique" area, and reuses the determined corrections on equivalent areas, from an OPC perspective.
- tag identifiers are identifiers that characterize an edge fragment as a vertical edge fragment, a horizontal edge fragment, an edge fragment adjacent to a line end edge fragment, a concave corner edge fragment, and so forth.
- Tagging is the subject of co- pending application, number ⁇ to be inserted>, entitled “Improved Method and Apparatus For Sub-micron IC Design Using Edge Fragment Tagging", and filed contemporaneously with the present application, which is hereby fully incorporated by reference.
- equivalency analyzer 109 efficiently performs the equivalent analysis on an "windowed area"-by-"windowed area” basis.
- a windowed area encircles and includes an original area.
- the windowed area is created by enlarging the perimeter of the original area by an encircling ring of immediately adjacent areas to be included for OPC analysis.
- the size of the encircling ring is defined by a window dimension (d w ).
- Geometry features disposed within this encircling area are considered to be significant from an OPC analysis point of view (see Fig. 3a-3b).
- different d w may be employed for different enlargement directions.
- Analyzer 109 compares the geometric features of a windowed area against the geometric features of a previously corrected windowed area (in its pre-correction state), using the tag identifiers tagged against the edge fragments by tagging pre-processor 108b.
- two windowed areas are considered equivalent if and only if the two areas are identical in all aspects, that is the number, size and relative locations of the geometric features.
- two windowed areas are considered equivalent if the two windowed areas have the same number of geometric features, and the sizes and relative locations of the geometric features are all within predetermined tolerance levels.
- other criteria may be employed instead to determine equivalency.
- Simulator 110 performs the simulation analyses for the windowed unique areas of IC mask layout 102, using both resist as well as optical models.
- the resist model employed is a variable threshold resist (VTR) model.
- correction database 114 is employed to store the description data of each windowed OPC unique area of an IC mask layout, and the corrected state of each of these windowed OPC unique areas (see Fig. 4).
- the corrections also referred to as mask perturbations, to be made to each of the windowed OPC unique area are stored instead.
- both the corrections, i.e. the mask perturbations, as well as the corrected states of the windowed OPC unique areas are stored.
- pre-processors 108 exclusion of tagging preprocessor 108b
- simulator 110 exclusion of correction post processors 112
- correction post processors 112 exclusion of equivalency analyzer 109
- FIG. 5 a flow diagram illustrating the operational flow of the above described OPC module in accordance with one embodiment is shown.
- the fragmentation pre-processor (108a) fragments edges and the tagging pre-processor (108b) tags edge fragments of an IC mask layout (102).
- the equivalency analyzer (109) selects a windowed area of the IC mask layout for analysis. The order of analysis is unimportant. In one embodiment, it is systematic, in another, it is arbitrary.
- the analyzer selects a windowed area of the IC mask layout for analysis. The order of analysis is unimportant. In one embodiment, it is systematic, in another, it is arbitrary.
- the analyzer selects a windowed area of the IC mask layout for analysis. The order of analysis is unimportant. In one embodiment, it is systematic, in another, it is arbitrary.
- the analyzer selects a windowed area of the IC mask layout for analysis. The order of analysis is unimportant. In one embodiment, it is systematic, in another
- the analyzer (109) determines if the windowed area is equivalent to a previously corrected windowed area. For the illustrated embodiment, the analyzer (109) retrieves the descriptive data of the pre-correction state of a previously corrected windowed area from a correction database (114). The equivalent analysis is efficiently performed using the tag identifiers applied by tagging pre-processor (109).
- the process continues at 508, where the analyzer (109) merely causes the previously determined corrections to be reused on the area to avoid the necessity having to re-perform the timely simulations.
- the analyzer (109) causes the corrected state of the previously corrected area to be retrieved and output from correction database (114).
- the analyzer (109) causes the previous determined corrections or mask perturbations to be retrieved from correction database (114) and applied to the IC mask layout (102) by correction post-processor (112).
- the process continues at 510, where the simulator (110), in conjunction with correction post-processor (112), iteratively determines the corrections to be made.
- simulator in conjunction with correction post-processor (112), iteratively determines the corrections to be made.
- correction post-processor (112) further save the data necessary for the determined corrections to be subsequently reused on another OPC equivalent windowed area. Simulator (110) and/or correction post-processor (112) save the descriptive data of the pre-correction state of the windowed area into correction database (114). Additionally, in one embodiment, correction post-processor (112) also saves the corrected state of the windowed area. In another embodiment, correction post-processor (112) saves the corrections to be applied instead. In yet another embodiment, correction post-processor (112) saves both.
- Analyzer (109) determines if all areas have been processed. Analyzer (109) repeats the process from operation 504 through operation 514, selectively invoking simulator
- EDA tool suite 600 includes OPC module 602 incorporated with the teachings of the present invention as described earlier with references to Fig. 1-5. Additionally, EDA tool suite 600 includes other tool modules 604. Examples of these other tool modules 602 include but not limited to synthesis module, phase assignment module, layout verification module and so forth.
- Figure 7 illustrates one embodiment of a computer system suitable for use to practice the present invention.
- computer system 700 includes processor 702 and memory 704 coupled to each other via system bus 706. Coupled to system bus 706 are non-volatile mass storage 708, such as hard disks, floppy disk, and so forth, input/output devices 710, such as keyboard, displays, and so forth, and communication interfaces 712, such as modem, LAN interfaces, and so forth.
- non-volatile mass storage 708 such as hard disks, floppy disk, and so forth
- input/output devices 710 such as keyboard, displays, and so forth
- communication interfaces 712 such as modem, LAN interfaces, and so forth.
- system memory 704 and non-volatile mass storage 708 are employed to store a working copy and a permanent copy of the programming instructions implementing the above described teachings of the present invention.
- System memory 704 and non-volatile mass storage 706 may also be employed to store the IC designs.
- the permanent copy of the programming instructions to practice the present invention may be loaded into non-volatile mass storage 708 in the factory, or in the field, using distribution source/medium 714 and optionally, communication interfaces 712.
- distribution medium 714 include recordable medium such as tapes, CDROM, DVD, and so forth.
- the programming instructions are part of a collection of programming instructions implementing EDA tool 600 of Fig. 6.
- the constitution of elements 702-714 are well known, and accordingly will not be further described.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU37222/00A AU3722200A (en) | 1999-04-30 | 2000-03-03 | Streamlined ic mask layout optical and process correction through correction reuse |
EP00916058A EP1177479B1 (en) | 1999-04-30 | 2000-03-03 | Streamlined ic mask layout optical and process correction through correction reuse |
JP2000615853A JP3343246B1 (en) | 1999-04-30 | 2000-03-03 | Optical process correction of rational IC mask layout by reuse of correction |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/302,561 | 1999-04-30 | ||
US09/302,561 US6301697B1 (en) | 1999-04-30 | 1999-04-30 | Streamlined IC mask layout optical and process correction through correction reuse |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000067074A1 true WO2000067074A1 (en) | 2000-11-09 |
WO2000067074A9 WO2000067074A9 (en) | 2002-06-20 |
Family
ID=23168275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/005658 WO2000067074A1 (en) | 1999-04-30 | 2000-03-03 | Streamlined ic mask layout optical and process correction through correction reuse |
Country Status (5)
Country | Link |
---|---|
US (3) | US6301697B1 (en) |
EP (1) | EP1177479B1 (en) |
JP (1) | JP3343246B1 (en) |
AU (1) | AU3722200A (en) |
WO (1) | WO2000067074A1 (en) |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6370679B1 (en) | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US6453452B1 (en) | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6453457B1 (en) | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
US6470489B1 (en) | 1997-09-17 | 2002-10-22 | Numerical Technologies, Inc. | Design rule checking system and method |
US6539521B1 (en) | 2000-09-29 | 2003-03-25 | Numerical Technologies, Inc. | Dissection of corners in a fabrication layout for correcting proximity effects |
US6560766B2 (en) | 2001-07-26 | 2003-05-06 | Numerical Technologies, Inc. | Method and apparatus for analyzing a layout using an instance-based representation |
US6578188B1 (en) | 1997-09-17 | 2003-06-10 | Numerical Technologies, Inc. | Method and apparatus for a network-based mask defect printability analysis system |
US6584609B1 (en) | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6625801B1 (en) | 2000-09-29 | 2003-09-23 | Numerical Technologies, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
US6665856B1 (en) | 2000-12-01 | 2003-12-16 | Numerical Technologies, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US6670082B2 (en) | 2001-10-09 | 2003-12-30 | Numerical Technologies, Inc. | System and method for correcting 3D effects in an alternating phase-shifting mask |
DE10230532A1 (en) * | 2002-07-05 | 2004-01-29 | Infineon Technologies Ag | Method for determining the structure of a mask for microstructuring semiconductor substrates by means of photolithography |
US6687895B2 (en) | 2002-07-03 | 2004-02-03 | Numerical Technologies Inc. | Method and apparatus for reducing optical proximity correction output file size |
US6753115B2 (en) | 2001-12-20 | 2004-06-22 | Numerical Technologies, Inc. | Facilitating minimum spacing and/or width control optical proximity correction |
JP2004177944A (en) * | 2002-11-27 | 2004-06-24 | Lsi Logic Corp | Primary approximation system for speeding up of optical proximity correction |
US6757645B2 (en) | 1997-09-17 | 2004-06-29 | Numerical Technologies, Inc. | Visual inspection and verification system |
US6763514B2 (en) | 2001-12-12 | 2004-07-13 | Numerical Technologies, Inc. | Method and apparatus for controlling rippling during optical proximity correction |
US6792590B1 (en) | 2000-09-29 | 2004-09-14 | Numerical Technologies, Inc. | Dissection of edges with projection points in a fabrication layout for correcting proximity effects |
US6792592B2 (en) | 2002-08-30 | 2004-09-14 | Numerical Technologies, Inc. | Considering mask writer properties during the optical proximity correction process |
US6794096B2 (en) | 2002-10-09 | 2004-09-21 | Numerical Technologies, Inc. | Phase shifting mask topography effect correction based on near-field image properties |
US6807663B2 (en) | 2002-09-23 | 2004-10-19 | Numerical Technologies, Inc. | Accelerated layout processing using OPC pre-processing |
US6873720B2 (en) | 2001-03-20 | 2005-03-29 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US6880135B2 (en) | 2001-11-07 | 2005-04-12 | Synopsys, Inc. | Method of incorporating lens aberration information into various process flows |
US6925202B2 (en) | 2001-03-20 | 2005-08-02 | Synopsys, Inc. | System and method of providing mask quality control |
US6928635B2 (en) | 2002-09-25 | 2005-08-09 | Numerical Technologies, Inc. | Selectively applying resolution enhancement techniques to improve performance and manufacturing cost of integrated circuits |
US7000208B2 (en) | 2002-07-29 | 2006-02-14 | Synopsys,Inc. | Repetition recognition using segments |
US7014955B2 (en) | 2001-08-28 | 2006-03-21 | Synopsys, Inc. | System and method for indentifying dummy features on a mask layer |
US7024655B2 (en) | 1999-04-30 | 2006-04-04 | Cobb Nicolas B | Mixed-mode optical proximity correction |
US7093229B2 (en) | 1997-09-17 | 2006-08-15 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US7107571B2 (en) | 1997-09-17 | 2006-09-12 | Synopsys, Inc. | Visual analysis and verification system using advanced tools |
US7172838B2 (en) | 2002-09-27 | 2007-02-06 | Wilhelm Maurer | Chromeless phase mask layout generation |
EP1751683A2 (en) * | 2004-04-07 | 2007-02-14 | Aprio Technologies, Inc. | Intermediate layout for resolution enhancement in semiconductor fabrication |
US7328424B2 (en) | 2004-06-26 | 2008-02-05 | Infineon Technologies Ag | Method for determining a matrix of transmission cross coefficients in an optical proximity correction of mask layouts |
US7386433B2 (en) | 2002-03-15 | 2008-06-10 | Synopsys, Inc. | Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout |
US7617474B2 (en) | 1997-09-17 | 2009-11-10 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US8739075B2 (en) | 2008-03-21 | 2014-05-27 | Fujitsu Semiconductor Limited | Method of making pattern data, and medium for storing the program for making the pattern data |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6691297B1 (en) * | 1999-03-04 | 2004-02-10 | Matsushita Electric Industrial Co., Ltd. | Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI |
US6301697B1 (en) * | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
US6834262B1 (en) * | 1999-07-02 | 2004-12-21 | Cypress Semiconductor Corporation | Scheme for improving the simulation accuracy of integrated circuit patterns by simulation of the mask |
US6704695B1 (en) * | 1999-07-16 | 2004-03-09 | International Business Machines Corporation | Interactive optical proximity correction design method |
US6643616B1 (en) | 1999-12-07 | 2003-11-04 | Yuri Granik | Integrated device structure prediction based on model curvature |
US6425113B1 (en) * | 2000-06-13 | 2002-07-23 | Leigh C. Anderson | Integrated verification and manufacturability tool |
US7412676B2 (en) * | 2000-06-13 | 2008-08-12 | Nicolas B Cobb | Integrated OPC verification tool |
US6430737B1 (en) * | 2000-07-10 | 2002-08-06 | Mentor Graphics Corp. | Convergence technique for model-based optical and process correction |
US6557162B1 (en) * | 2000-09-29 | 2003-04-29 | Numerical Technologies, Inc. | Method for high yield reticle formation |
US6526550B1 (en) * | 2000-09-29 | 2003-02-25 | General Electric Company | Analyzing characteristics of geometries |
US6505326B1 (en) * | 2000-09-29 | 2003-01-07 | General Electric Company | Analyzing thermal characteristics of geometries |
US6574784B1 (en) * | 2001-06-14 | 2003-06-03 | George P. Lippincott | Short edge management in rule based OPC |
US7155698B1 (en) * | 2001-09-11 | 2006-12-26 | The Regents Of The University Of California | Method of locating areas in an image such as a photo mask layout that are sensitive to residual processing effects |
US7013439B2 (en) * | 2002-01-31 | 2006-03-14 | Juan Andres Torres Robles | Contrast based resolution enhancing technology |
US7293249B2 (en) * | 2002-01-31 | 2007-11-06 | Juan Andres Torres Robles | Contrast based resolution enhancement for photolithographic processing |
DE10214247A1 (en) * | 2002-03-26 | 2003-10-23 | Infineon Technologies Ag | Correcting mask structures involves dividing structure into sub-structures, determining correction parameter per sub-structure, applying associated correction parameter to each sub-structure |
EP1357426A3 (en) * | 2002-04-23 | 2005-11-23 | Canon Kabushiki Kaisha | Method for setting mask pattern and its illumination condition |
US6931613B2 (en) | 2002-06-24 | 2005-08-16 | Thomas H. Kauth | Hierarchical feature extraction for electrical interaction calculations |
JP2006502422A (en) * | 2002-07-12 | 2006-01-19 | ケイデンス デザイン システムズ インコーポレイテッド | Method and system for context-specific mask inspection |
EP1543451A4 (en) * | 2002-07-12 | 2010-11-17 | Cadence Design Systems Inc | Method and system for context-specific mask writing |
US7302672B2 (en) * | 2002-07-12 | 2007-11-27 | Cadence Design Systems, Inc. | Method and system for context-specific mask writing |
US6973633B2 (en) * | 2002-07-24 | 2005-12-06 | George Lippincott | Caching of lithography and etch simulation results |
US6857109B2 (en) * | 2002-10-18 | 2005-02-15 | George P. Lippincott | Short edge smoothing for enhanced scatter bar placement |
US7457736B2 (en) * | 2002-11-21 | 2008-11-25 | Synopsys, Inc. | Automated creation of metrology recipes |
US7093228B2 (en) * | 2002-12-20 | 2006-08-15 | Lsi Logic Corporation | Method and system for classifying an integrated circuit for optical proximity correction |
US6928634B2 (en) * | 2003-01-02 | 2005-08-09 | Yuri Granik | Matrix optical process correction |
US7043712B2 (en) * | 2003-09-09 | 2006-05-09 | International Business Machines Corporation | Method for adaptive segment refinement in optical proximity correction |
US7073162B2 (en) * | 2003-10-31 | 2006-07-04 | Mentor Graphics Corporation | Site control for OPC |
US7536660B2 (en) * | 2004-02-24 | 2009-05-19 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
US7539954B2 (en) * | 2004-02-24 | 2009-05-26 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
US7234130B2 (en) * | 2004-02-25 | 2007-06-19 | James Word | Long range corrections in integrated circuit layout designs |
US7861207B2 (en) | 2004-02-25 | 2010-12-28 | Mentor Graphics Corporation | Fragmentation point and simulation site adjustment for resolution enhancement techniques |
JP2005309140A (en) * | 2004-04-22 | 2005-11-04 | Toshiba Corp | Method for manufacturing photomask, method for determining position of photomask defect correction, and apparatus for determining position of photomask defect correction |
EP1747520B1 (en) | 2004-05-07 | 2018-10-24 | Mentor Graphics Corporation | Integrated circuit layout design methodology with process variation bands |
US7240305B2 (en) | 2004-06-02 | 2007-07-03 | Lippincott George P | OPC conflict identification and edge priority system |
US7246343B2 (en) * | 2004-09-01 | 2007-07-17 | Invarium, Inc. | Method for correcting position-dependent distortions in patterning of integrated circuits |
US7263683B1 (en) | 2004-09-07 | 2007-08-28 | Advanced Micro Devices, Inc. | Simplified optical proximity correction based on 1-dimension versus 2-dimension pattern shape classification |
US7337421B2 (en) * | 2004-09-30 | 2008-02-26 | Cadence Design Systems, Inc. | Method and system for managing design corrections for optical and process effects based on feature tolerances |
US7669158B2 (en) * | 2004-09-30 | 2010-02-23 | Cadence Design Systems, Inc. | Method and system for semiconductor design hierarchy analysis and transformation |
US7284214B2 (en) * | 2004-10-22 | 2007-10-16 | Mentor Graphics Corporation | In-line XOR checking of master cells during integrated circuit design rule checking |
US7345738B2 (en) * | 2004-12-03 | 2008-03-18 | Asml Netherlands B.V. | Certified cells and method of using certified cells for fabricating a device |
US7401319B2 (en) * | 2004-12-23 | 2008-07-15 | Invarium, Inc. | Method and system for reticle-wide hierarchy management for representational and computational reuse in integrated circuit layout design |
US7493587B2 (en) * | 2005-03-02 | 2009-02-17 | James Word | Chromeless phase shifting mask for integrated circuits using interior region |
US8037429B2 (en) * | 2005-03-02 | 2011-10-11 | Mentor Graphics Corporation | Model-based SRAF insertion |
JP4728676B2 (en) * | 2005-03-30 | 2011-07-20 | 富士通セミコンダクター株式会社 | Photomask manufacturing method and semiconductor device manufacturing method using the photomask |
US20070044063A1 (en) * | 2005-08-22 | 2007-02-22 | Faour Fouad A | Method for estimating voltage droop on an ASIC |
US7434199B2 (en) * | 2005-09-27 | 2008-10-07 | Nicolas Bailey Cobb | Dense OPC |
DE102005048376A1 (en) * | 2005-10-10 | 2007-04-12 | Carl Zeiss Sms Gmbh | Simulation method for an optical formation device involves the calculation from a pre-defined value from a value range of an image defect of the image device's influenced parameters |
US7712068B2 (en) | 2006-02-17 | 2010-05-04 | Zhuoxiang Ren | Computation of electrical properties of an IC layout |
US7506285B2 (en) | 2006-02-17 | 2009-03-17 | Mohamed Al-Imam | Multi-dimensional analysis for predicting RET model accuracy |
US7870517B1 (en) | 2006-04-28 | 2011-01-11 | Cadence Design Systems, Inc. | Method and mechanism for implementing extraction for an integrated circuit design |
US8056022B2 (en) | 2006-11-09 | 2011-11-08 | Mentor Graphics Corporation | Analysis optimizer |
US7966585B2 (en) * | 2006-12-13 | 2011-06-21 | Mentor Graphics Corporation | Selective shielding for multiple exposure masks |
US7802226B2 (en) * | 2007-01-08 | 2010-09-21 | Mentor Graphics Corporation | Data preparation for multiple mask printing |
US7799487B2 (en) * | 2007-02-09 | 2010-09-21 | Ayman Yehia Hamouda | Dual metric OPC |
US7739650B2 (en) * | 2007-02-09 | 2010-06-15 | Juan Andres Torres Robles | Pre-bias optical proximity correction |
US8713483B2 (en) | 2007-06-05 | 2014-04-29 | Mentor Graphics Corporation | IC layout parsing for multiple masks |
US7707538B2 (en) * | 2007-06-15 | 2010-04-27 | Brion Technologies, Inc. | Multivariable solver for optical proximity correction |
US7805699B2 (en) * | 2007-10-11 | 2010-09-28 | Mentor Graphics Corporation | Shape-based photolithographic model calibration |
JP2009210707A (en) * | 2008-03-03 | 2009-09-17 | Nec Electronics Corp | Photomask, method for designing the same and design program |
US20110145772A1 (en) * | 2009-05-14 | 2011-06-16 | Pikus Fedor G | Modular Platform For Integrated Circuit Design Analysis And Verification |
US8945666B2 (en) | 2011-05-26 | 2015-02-03 | Georgia-Pacific Wood Products Llc | Systems and methods for adjusting moisture concentration of a veneer |
KR20210078812A (en) * | 2019-12-19 | 2021-06-29 | 삼성전자주식회사 | The optical proximity correction rule check method and the fabricating method of the semiconductor device comprising the same |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2590376A1 (en) * | 1985-11-21 | 1987-05-22 | Dumant Jean Marc | MASKING METHOD AND MASK USED |
JP2531114B2 (en) * | 1993-10-29 | 1996-09-04 | 日本電気株式会社 | Light intensity distribution analysis method |
US5646870A (en) | 1995-02-13 | 1997-07-08 | Advanced Micro Devices, Inc. | Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers |
US5682323A (en) * | 1995-03-06 | 1997-10-28 | Lsi Logic Corporation | System and method for performing optical proximity correction on macrocell libraries |
JP3409493B2 (en) | 1995-03-13 | 2003-05-26 | ソニー株式会社 | Mask pattern correction method and correction device |
JPH09128421A (en) | 1995-10-30 | 1997-05-16 | Sony Corp | Data processing method and data processing method for mask pattern |
JP3934719B2 (en) | 1995-12-22 | 2007-06-20 | 株式会社東芝 | Optical proximity correction method |
US6269472B1 (en) * | 1996-02-27 | 2001-07-31 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
US5723233A (en) | 1996-02-27 | 1998-03-03 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
JPH10149378A (en) | 1996-11-19 | 1998-06-02 | Sony Corp | Data processing method, mask pattern data processing method, data processor, and mask pattern data processor |
KR100257710B1 (en) * | 1996-12-27 | 2000-06-01 | 김영환 | Simulation method of lithography process |
US6016357A (en) * | 1997-06-16 | 2000-01-18 | International Business Machines Corporation | Feedback method to repair phase shift masks |
US6453452B1 (en) | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6757645B2 (en) * | 1997-09-17 | 2004-06-29 | Numerical Technologies, Inc. | Visual inspection and verification system |
US6370679B1 (en) * | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US6243855B1 (en) * | 1997-09-30 | 2001-06-05 | Kabushiki Kaisha Toshiba | Mask data design method |
US6499003B2 (en) * | 1998-03-03 | 2002-12-24 | Lsi Logic Corporation | Method and apparatus for application of proximity correction with unitary segmentation |
US6128067A (en) * | 1998-04-28 | 2000-10-03 | Kabushiki Kaisha Toshiba | Correcting method and correcting system for mask pattern |
US6120952A (en) | 1998-10-01 | 2000-09-19 | Micron Technology, Inc. | Methods of reducing proximity effects in lithographic processes |
US6263299B1 (en) * | 1999-01-19 | 2001-07-17 | Lsi Logic Corporation | Geometric aerial image simulation |
US6249904B1 (en) | 1999-04-30 | 2001-06-19 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion |
US6301697B1 (en) * | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
US6467076B1 (en) * | 1999-04-30 | 2002-10-15 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design |
US6187483B1 (en) | 1999-05-28 | 2001-02-13 | Advanced Micro Devices, Inc. | Mask quality measurements by fourier space analysis |
US6584609B1 (en) | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6625801B1 (en) * | 2000-09-29 | 2003-09-23 | Numerical Technologies, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
US6453457B1 (en) | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
US6539521B1 (en) * | 2000-09-29 | 2003-03-25 | Numerical Technologies, Inc. | Dissection of corners in a fabrication layout for correcting proximity effects |
-
1999
- 1999-04-30 US US09/302,561 patent/US6301697B1/en not_active Expired - Lifetime
-
2000
- 2000-03-03 JP JP2000615853A patent/JP3343246B1/en not_active Ceased
- 2000-03-03 WO PCT/US2000/005658 patent/WO2000067074A1/en active Application Filing
- 2000-03-03 AU AU37222/00A patent/AU3722200A/en not_active Abandoned
- 2000-03-03 EP EP00916058A patent/EP1177479B1/en not_active Expired - Lifetime
-
2001
- 2001-08-30 US US09/944,228 patent/US6748578B2/en not_active Expired - Lifetime
-
2004
- 2004-05-07 US US10/842,050 patent/US7155699B2/en not_active Expired - Lifetime
Non-Patent Citations (3)
Title |
---|
MAURER W ET AL: "Evaluation of a fast and flexible OPC package: OPTISSIMO", 16TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY AND MANAGEMENT, REDWOOD CITY, CA, USA, 18-20 SEPT. 1996, PROCEEDINGS OF THE SPIE - THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING, 1996, SPIE-INT. SOC. OPT. ENG, USA, PAGE(S) 412 - 418, ISSN: 0277-786X, XP000933628 * |
MAURER W ET AL: "Process proximity correction using an automated software tool", OPTICAL MICROLITHOGRAPHY XI, SANTA CLARA, CA, USA, 25-27 FEB. 1998, PROCEEDINGS OF THE SPIE - THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING, 1998, SPIE-INT. SOC. OPT. ENG, USA, PAGE(S) 245 - 253, ISSN: 0277-786X, XP000933630 * |
OHNUMA H ET AL: "Lithography computer aided design technology for embedded memory in logic", MICROPROCESSES AND NANOTECHNOLOGY '98. 1998 INTERNATIONAL MICROPROCESSES AND NANOTECHNOLOGY CONFERENCE, KYOUNGJU, SOUTH KOREA, 13-16 JULY 1998, vol. 37, no. 12B, Japanese Journal of Applied Physics, Part 1 (Regular Papers, Short Notes & Review Papers), Dec. 1998, Publication Office, Japanese Journal Appl. Phys, Japan, pages 6686 - 6688, XP000880238, ISSN: 0021-4922 * |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7093229B2 (en) | 1997-09-17 | 2006-08-15 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US6370679B1 (en) | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US7107571B2 (en) | 1997-09-17 | 2006-09-12 | Synopsys, Inc. | Visual analysis and verification system using advanced tools |
US6470489B1 (en) | 1997-09-17 | 2002-10-22 | Numerical Technologies, Inc. | Design rule checking system and method |
US7617474B2 (en) | 1997-09-17 | 2009-11-10 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US7356788B2 (en) | 1997-09-17 | 2008-04-08 | Synopsys, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6578188B1 (en) | 1997-09-17 | 2003-06-10 | Numerical Technologies, Inc. | Method and apparatus for a network-based mask defect printability analysis system |
US7003755B2 (en) | 1997-09-17 | 2006-02-21 | Synopsys Inc. | User interface for a networked-based mask defect printability analysis system |
US6757645B2 (en) | 1997-09-17 | 2004-06-29 | Numerical Technologies, Inc. | Visual inspection and verification system |
US6453452B1 (en) | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US7024655B2 (en) | 1999-04-30 | 2006-04-04 | Cobb Nicolas B | Mixed-mode optical proximity correction |
US6988259B2 (en) | 2000-02-28 | 2006-01-17 | Synopsys, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6584609B1 (en) | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6918104B2 (en) | 2000-09-29 | 2005-07-12 | Synopsys, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
US6625801B1 (en) | 2000-09-29 | 2003-09-23 | Numerical Technologies, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
US6777138B2 (en) | 2000-09-29 | 2004-08-17 | Numerical Technologies, Inc. | Mask product made by selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabricat layout |
US6792590B1 (en) | 2000-09-29 | 2004-09-14 | Numerical Technologies, Inc. | Dissection of edges with projection points in a fabrication layout for correcting proximity effects |
US7003757B2 (en) | 2000-09-29 | 2006-02-21 | Synopsys, Inc. | Dissection of edges with projection points in a fabrication layout for correcting proximity effects |
US6539521B1 (en) | 2000-09-29 | 2003-03-25 | Numerical Technologies, Inc. | Dissection of corners in a fabrication layout for correcting proximity effects |
US6453457B1 (en) | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
US6665856B1 (en) | 2000-12-01 | 2003-12-16 | Numerical Technologies, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US7926004B2 (en) | 2000-12-01 | 2011-04-12 | Synopsys, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US7562319B2 (en) | 2000-12-01 | 2009-07-14 | Synopsys, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US7131101B2 (en) | 2000-12-01 | 2006-10-31 | Synopsys Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US7403649B2 (en) | 2001-03-20 | 2008-07-22 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US6925202B2 (en) | 2001-03-20 | 2005-08-02 | Synopsys, Inc. | System and method of providing mask quality control |
US6873720B2 (en) | 2001-03-20 | 2005-03-29 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US7565001B2 (en) | 2001-03-20 | 2009-07-21 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US7254251B2 (en) | 2001-03-20 | 2007-08-07 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US7835565B2 (en) | 2001-03-20 | 2010-11-16 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US6560766B2 (en) | 2001-07-26 | 2003-05-06 | Numerical Technologies, Inc. | Method and apparatus for analyzing a layout using an instance-based representation |
US7014955B2 (en) | 2001-08-28 | 2006-03-21 | Synopsys, Inc. | System and method for indentifying dummy features on a mask layer |
US6830854B2 (en) | 2001-10-09 | 2004-12-14 | Numerical Technologies, Inc. | System and method for correcting 3D effects in an alternating phase-shifting mask |
US6670082B2 (en) | 2001-10-09 | 2003-12-30 | Numerical Technologies, Inc. | System and method for correcting 3D effects in an alternating phase-shifting mask |
US6880135B2 (en) | 2001-11-07 | 2005-04-12 | Synopsys, Inc. | Method of incorporating lens aberration information into various process flows |
US6763514B2 (en) | 2001-12-12 | 2004-07-13 | Numerical Technologies, Inc. | Method and apparatus for controlling rippling during optical proximity correction |
US6753115B2 (en) | 2001-12-20 | 2004-06-22 | Numerical Technologies, Inc. | Facilitating minimum spacing and/or width control optical proximity correction |
US7987084B2 (en) | 2002-03-15 | 2011-07-26 | Synopsys, Inc. | Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout |
US7386433B2 (en) | 2002-03-15 | 2008-06-10 | Synopsys, Inc. | Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout |
US6687895B2 (en) | 2002-07-03 | 2004-02-03 | Numerical Technologies Inc. | Method and apparatus for reducing optical proximity correction output file size |
US6993455B2 (en) | 2002-07-05 | 2006-01-31 | Infineon Technologies Ag | Method for determining the construction of a mask for the micropatterning of semiconductor substrates by means of photolithography |
DE10230532A1 (en) * | 2002-07-05 | 2004-01-29 | Infineon Technologies Ag | Method for determining the structure of a mask for microstructuring semiconductor substrates by means of photolithography |
DE10230532B4 (en) * | 2002-07-05 | 2007-03-08 | Infineon Technologies Ag | Method for determining the structure of a mask for microstructuring semiconductor substrates by means of photolithography |
US7000208B2 (en) | 2002-07-29 | 2006-02-14 | Synopsys,Inc. | Repetition recognition using segments |
US6792592B2 (en) | 2002-08-30 | 2004-09-14 | Numerical Technologies, Inc. | Considering mask writer properties during the optical proximity correction process |
US6807663B2 (en) | 2002-09-23 | 2004-10-19 | Numerical Technologies, Inc. | Accelerated layout processing using OPC pre-processing |
US6928635B2 (en) | 2002-09-25 | 2005-08-09 | Numerical Technologies, Inc. | Selectively applying resolution enhancement techniques to improve performance and manufacturing cost of integrated circuits |
US7172838B2 (en) | 2002-09-27 | 2007-02-06 | Wilhelm Maurer | Chromeless phase mask layout generation |
US6794096B2 (en) | 2002-10-09 | 2004-09-21 | Numerical Technologies, Inc. | Phase shifting mask topography effect correction based on near-field image properties |
JP2004177944A (en) * | 2002-11-27 | 2004-06-24 | Lsi Logic Corp | Primary approximation system for speeding up of optical proximity correction |
JP4679817B2 (en) * | 2002-11-27 | 2011-05-11 | エルエスアイ コーポレーション | First-order approximation system for high-speed OPC |
US7404173B2 (en) | 2004-04-07 | 2008-07-22 | Aprio Technologies, Inc. | Intermediate layout for resolution enhancement in semiconductor fabrication |
EP1751683A2 (en) * | 2004-04-07 | 2007-02-14 | Aprio Technologies, Inc. | Intermediate layout for resolution enhancement in semiconductor fabrication |
US7979811B2 (en) | 2004-04-07 | 2011-07-12 | Tela Innovations, Inc. | Intermediate layout for resolution enhancement in semiconductor fabrication |
EP1751683A4 (en) * | 2004-04-07 | 2008-01-23 | Aperio Technologies Inc | Intermediate layout for resolution enhancement in semiconductor fabrication |
US7328424B2 (en) | 2004-06-26 | 2008-02-05 | Infineon Technologies Ag | Method for determining a matrix of transmission cross coefficients in an optical proximity correction of mask layouts |
US8739075B2 (en) | 2008-03-21 | 2014-05-27 | Fujitsu Semiconductor Limited | Method of making pattern data, and medium for storing the program for making the pattern data |
Also Published As
Publication number | Publication date |
---|---|
EP1177479B1 (en) | 2011-07-27 |
EP1177479A1 (en) | 2002-02-06 |
US6301697B1 (en) | 2001-10-09 |
US20050160388A1 (en) | 2005-07-21 |
US7155699B2 (en) | 2006-12-26 |
JP3343246B1 (en) | 2002-11-11 |
JP2002543470A (en) | 2002-12-17 |
US6748578B2 (en) | 2004-06-08 |
WO2000067074A9 (en) | 2002-06-20 |
US20020026627A1 (en) | 2002-02-28 |
AU3722200A (en) | 2000-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6748578B2 (en) | Streamlined IC mask layout optical and process correction through correction reuse | |
US6516459B1 (en) | Integrated circuit design correction using fragment correspondence | |
US6643616B1 (en) | Integrated device structure prediction based on model curvature | |
US7028284B2 (en) | Convergence technique for model-based optical and process correction | |
US6335128B1 (en) | Method and apparatus for determining phase shifts and trim masks for an integrated circuit | |
US6778695B1 (en) | Design-based reticle defect prioritization | |
US6973633B2 (en) | Caching of lithography and etch simulation results | |
EP1431820B1 (en) | Method and system for classifying an integrated circuit for optical proximity correction | |
US7530048B2 (en) | Defect filtering optical lithography verification process | |
US20100180253A1 (en) | Defect pattern matching and verification in integrated circuit design and manufacturing | |
US20030177465A1 (en) | Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout | |
WO2000067075A1 (en) | Improved method and apparatus for submicron ic design using edge fragment tagging | |
US20060075371A1 (en) | Method and system for semiconductor design hierarchy analysis and transformation | |
US8990755B2 (en) | Defective artifact removal in photolithography masks corrected for optical proximity | |
US8640059B2 (en) | Forming separation directives using a printing feasibility analysis | |
Morse et al. | Using reconfigurable OPC to improve quality and throughput of sub-100nm IC manufacturing | |
Buck | Role of mask acuity in advanced lithographic process design | |
Kamat et al. | Hybrid AAPSM compliance methodology to ensure design for manufacturing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 37222/00 Country of ref document: AU |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 615853 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000916058 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000916058 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/5-5/5; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |