WO2000068972A3 - Method of creating an electrical interconnect device bearing an array of electrical contact pads - Google Patents

Method of creating an electrical interconnect device bearing an array of electrical contact pads Download PDF

Info

Publication number
WO2000068972A3
WO2000068972A3 PCT/US2000/013140 US0013140W WO0068972A3 WO 2000068972 A3 WO2000068972 A3 WO 2000068972A3 US 0013140 W US0013140 W US 0013140W WO 0068972 A3 WO0068972 A3 WO 0068972A3
Authority
WO
WIPO (PCT)
Prior art keywords
electrical contact
array
contact pads
creating
forming
Prior art date
Application number
PCT/US2000/013140
Other languages
French (fr)
Other versions
WO2000068972A2 (en
Inventor
Benjamin B Ross
Phillip L Jordan
Jeffery A Strole
Original Assignee
Microsound Systems Inc
Benjamin B Ross
Phillip L Jordan
Jeffery A Strole
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsound Systems Inc, Benjamin B Ross, Phillip L Jordan, Jeffery A Strole filed Critical Microsound Systems Inc
Priority to EP00930690A priority Critical patent/EP1125330A4/en
Priority to JP2000617475A priority patent/JP2003530683A/en
Priority to AU48467/00A priority patent/AU4846700A/en
Priority to US09/743,753 priority patent/US6591490B1/en
Publication of WO2000068972A2 publication Critical patent/WO2000068972A2/en
Publication of WO2000068972A3 publication Critical patent/WO2000068972A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0358—Resin coated copper [RCC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/107—Using laser light
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0008—Apparatus or processes for manufacturing printed circuits for aligning or positioning of tools relative to the circuit board
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
    • H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
    • H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
    • H05K3/0082—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces characterised by the exposure method of radiation-sensitive masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49204—Contact or terminal manufacturing
    • Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
    • Y10T29/4921—Contact or terminal manufacturing by assembling plural parts with bonding
    • Y10T29/49211—Contact or terminal manufacturing by assembling plural parts with bonding of fused material
    • Y10T29/49213—Metal
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/5313—Means to assemble electrical device

Abstract

A method of constructing a planar array (10) of electrical contact pads (12) is disclosed, comprising the following steps. First, providing a set of dielectric layers (110, 112, 114, 116) each having two major surfaces and forming a set of first conductive paths (120) on a first major surfaces (110a, 112a, 114a, 116a). Second, forming a set of second conductive paths (122) on a second major surface (110b, 112b, 114b, 116b). Third, joining the set of dielectric layers (110a, 112a, 114a, 116a). Forth, forming an array (10) of first and second electrical contact pads (12) on the top surface. Fifth and finally, forming a set of plated vias (138) to connect each first electrical contact pad (12) to a first conductive path (12) and each second electrical contact pad (12) to a second conductive path (122).
PCT/US2000/013140 1999-05-12 2000-05-12 Method of creating an electrical interconnect device bearing an array of electrical contact pads WO2000068972A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP00930690A EP1125330A4 (en) 1999-05-12 2000-05-12 Method of creating an electrical interconnect device bearing an array of electrical contact pads
JP2000617475A JP2003530683A (en) 1999-05-12 2000-05-12 Method of manufacturing an electrical interconnect device supporting an array of electrical contact pads
AU48467/00A AU4846700A (en) 1999-05-12 2000-05-12 Method of creating an electrical interconnect device bearing an array of electrical contact pads
US09/743,753 US6591490B1 (en) 2000-05-12 2000-05-12 Method of constructing a multilayer electric apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/310,873 US6354000B1 (en) 1999-05-12 1999-05-12 Method of creating an electrical interconnect device bearing an array of electrical contact pads
US09/310,873 1999-05-12

Publications (2)

Publication Number Publication Date
WO2000068972A2 WO2000068972A2 (en) 2000-11-16
WO2000068972A3 true WO2000068972A3 (en) 2001-06-28

Family

ID=23204459

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/013140 WO2000068972A2 (en) 1999-05-12 2000-05-12 Method of creating an electrical interconnect device bearing an array of electrical contact pads

Country Status (5)

Country Link
US (3) US6354000B1 (en)
EP (1) EP1125330A4 (en)
JP (1) JP2003530683A (en)
AU (1) AU4846700A (en)
WO (1) WO2000068972A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6373717B1 (en) * 1999-07-02 2002-04-16 International Business Machines Corporation Electronic package with high density interconnect layer
SG106050A1 (en) * 2000-03-13 2004-09-30 Megic Corp Method of manufacture and identification of semiconductor chip marked for identification with internal marking indicia and protection thereof by non-black layer and device produced thereby
JP2005008140A (en) * 2003-05-26 2005-01-13 Toyoda Gosei Co Ltd Glass run for automobile
US6967152B1 (en) 2003-10-15 2005-11-22 Microconnex Corp. Multilevel electronic circuit and method of making the same
US7583834B2 (en) 2005-03-04 2009-09-01 Eastman Kodak Company Laser etched fiducials in roll-roll display
US7411474B2 (en) * 2005-10-11 2008-08-12 Andrew Corporation Printed wiring board assembly with self-compensating ground via and current diverting cutout
WO2008050448A1 (en) * 2006-10-27 2008-05-02 Asahi Denka Kenkyusho Co., Ltd. Electrical connection structure
US20100314040A1 (en) * 2009-06-10 2010-12-16 Toyota Motor Engineering & Manufacturing North America, Inc. Fabrication of metamaterials
US9907156B1 (en) * 2015-03-06 2018-02-27 Juniper Networks, Inc. Cross-talk reduction for high speed signaling at ball grid array region and connector region
US10389181B1 (en) * 2016-11-17 2019-08-20 X Development Llc Planar low-loss electromagnetic resonator

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5679472A (en) * 1992-05-08 1997-10-21 Westaim Technologies, Inc. Electroluminescent laminate and a process for forming address lines therein
US5886535A (en) * 1996-11-08 1999-03-23 W. L. Gore & Associates, Inc. Wafer level burn-in base unit substrate and assembly
US6007669A (en) * 1998-01-07 1999-12-28 Packard Hughes Interconnect Company Layer to layer interconnect
US6021564A (en) * 1996-11-08 2000-02-08 W. L. Gore & Associates, Inc. Method for reducing via inductance in an electronic assembly and article
US6083340A (en) * 1997-02-28 2000-07-04 Hokuriku Electric Industry Co., Ltd. Process for manufacturing a multi-layer circuit board

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3142112A (en) * 1960-03-30 1964-07-28 Hughes Aircraft Co Method of making an electrical interconnection grid
GB1187619A (en) * 1967-12-08 1970-04-08 Ferranti Ltd Improvements relating to Electrical Interconnection Grids
US3795047A (en) 1972-06-15 1974-03-05 Ibm Electrical interconnect structuring for laminate assemblies and fabricating methods therefor
US3904934A (en) * 1973-03-26 1975-09-09 Massachusetts Inst Technology Interconnection of planar electronic structures
US4211603A (en) 1978-05-01 1980-07-08 Tektronix, Inc. Multilayer circuit board construction and method
US4258468A (en) 1978-12-14 1981-03-31 Western Electric Company, Inc. Forming vias through multilayer circuit boards
US4606787A (en) 1982-03-04 1986-08-19 Etd Technology, Inc. Method and apparatus for manufacturing multi layer printed circuit boards
US4491622A (en) * 1982-04-19 1985-01-01 Olin Corporation Composites of glass-ceramic to metal seals and method of making the same
US4521262A (en) 1983-01-10 1985-06-04 Pellegrino Peter P Method for mass producing printed circuit boards
US4698275A (en) * 1983-11-04 1987-10-06 Augat Inc. Wire mat mateable with a circuit board
US4685998A (en) * 1984-03-22 1987-08-11 Thomson Components - Mostek Corp. Process of forming integrated circuits with contact pads in a standard array
EP0164564A1 (en) 1984-05-18 1985-12-18 Siemens Aktiengesellschaft Arrangement for the production of blind holes in a laminated construction
US4642160A (en) 1985-08-12 1987-02-10 Interconnect Technology Inc. Multilayer circuit board manufacturing
US4720915A (en) * 1986-03-25 1988-01-26 True Grid, Ltd. Printed circuit board and process for its manufacture
AU610249B2 (en) * 1987-09-29 1991-05-16 Microelectronics And Computer Technology Corporation Customizable circuitry
US5165166A (en) * 1987-09-29 1992-11-24 Microelectronics And Computer Technology Corporation Method of making a customizable circuitry
US5081561A (en) * 1988-02-19 1992-01-14 Microelectronics And Computer Technology Corporation Customizable circuitry
US5502889A (en) 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
US4991285A (en) 1989-11-17 1991-02-12 Rockwell International Corporation Method of fabricating multi-layer board
US5111406A (en) * 1990-01-05 1992-05-05 Nicolet Instrument Corporation Method for determining drill target locations in a multilayer board panel
US5046238A (en) 1990-03-15 1991-09-10 Rogers Corporation Method of manufacturing a multilayer circuit board
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US5282312A (en) 1991-12-31 1994-02-01 Tessera, Inc. Multi-layer circuit construction methods with customization features
US5360948A (en) * 1992-08-14 1994-11-01 Ncr Corporation Via programming for multichip modules
WO1994008443A1 (en) 1992-09-29 1994-04-14 Berg N Edward Method and apparatus for fabricating printed circuit boards
US5727310A (en) * 1993-01-08 1998-03-17 Sheldahl, Inc. Method of manufacturing a multilayer electronic circuit
US5841099A (en) 1994-07-18 1998-11-24 Electro Scientific Industries, Inc. Method employing UV laser pulses of varied energy density to form depthwise self-limiting blind vias in multilayered targets
US5593606A (en) 1994-07-18 1997-01-14 Electro Scientific Industries, Inc. Ultraviolet laser system and method for forming vias in multi-layered targets
US5592730A (en) * 1994-07-29 1997-01-14 Hewlett-Packard Company Method for fabricating a Z-axis conductive backing layer for acoustic transducers using etched leadframes
DE4439108C1 (en) 1994-11-02 1996-04-11 Lpkf Cad Cam Systeme Gmbh Method for through-contacting holes in multilayer printed circuit boards
DE19534313C2 (en) 1995-09-15 2000-02-03 Imr Electronic Gmbh & Co Kg Method for determining the position and offset of layers on multilayer printed circuit boards
US5699613A (en) 1995-09-25 1997-12-23 International Business Machines Corporation Fine dimension stacked vias for a multiple layer circuit board structure
US5718367A (en) * 1995-11-21 1998-02-17 International Business Machines Corporation Mold transfer apparatus and method
US5768772A (en) 1996-05-17 1998-06-23 International Business Machines Corporation Pinstacking process and fixture
US5855049A (en) * 1996-10-28 1999-01-05 Microsound Systems, Inc. Method of producing an ultrasound transducer
US6188028B1 (en) * 1997-06-09 2001-02-13 Tessera, Inc. Multilayer structure with interlocking protrusions
US6085415A (en) * 1998-07-27 2000-07-11 Ormet Corporation Methods to produce insulated conductive through-features in core materials for electric packaging
US6236572B1 (en) * 1999-02-04 2001-05-22 Dell Usa, L.P. Controlled impedance bus and method for a computer system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5679472A (en) * 1992-05-08 1997-10-21 Westaim Technologies, Inc. Electroluminescent laminate and a process for forming address lines therein
US5756147A (en) * 1992-05-08 1998-05-26 Westaim Technologies, Inc. Method of forming a dielectric layer in an electroluminescent laminate
US5886535A (en) * 1996-11-08 1999-03-23 W. L. Gore & Associates, Inc. Wafer level burn-in base unit substrate and assembly
US6021564A (en) * 1996-11-08 2000-02-08 W. L. Gore & Associates, Inc. Method for reducing via inductance in an electronic assembly and article
US6083340A (en) * 1997-02-28 2000-07-04 Hokuriku Electric Industry Co., Ltd. Process for manufacturing a multi-layer circuit board
US6007669A (en) * 1998-01-07 1999-12-28 Packard Hughes Interconnect Company Layer to layer interconnect

Also Published As

Publication number Publication date
EP1125330A4 (en) 2005-06-08
US6675473B2 (en) 2004-01-13
WO2000068972A2 (en) 2000-11-16
US6668448B2 (en) 2003-12-30
JP2003530683A (en) 2003-10-14
AU4846700A (en) 2000-11-21
US20010045011A1 (en) 2001-11-29
EP1125330A1 (en) 2001-08-22
US6354000B1 (en) 2002-03-12
US20010039729A1 (en) 2001-11-15

Similar Documents

Publication Publication Date Title
TW342580B (en) Printed circuit assembly and method of manufacture therefor
EP0768712A3 (en) Bump-type contact head for a circuit board and semiconductor module using the same
US5147208A (en) Flexible printed circuit with raised contacts
JPH03211792A (en) Multilayer circuit card structure and method of manufacturing the same
US5637834A (en) Multilayer circuit substrate and method for forming same
US6479765B2 (en) Vialess printed circuit board
MY118245A (en) Multilayer printed circuit boards
TW200603387A (en) Interconnect structure with wings
CA2422677A1 (en) Technique for reducing the number of layers in a multilayer circuit board
JP2005501415A5 (en)
WO1997023897A3 (en) Opto-electronic sensor component
MY125677A (en) Multilayer printed circuit board
DE60314868D1 (en) IMPROVED STRUCTURE OF STACKED CONTACT HOLES IN MULTILAYER ELECTRONIC CONSTRUCTION ELEMENTS
EP1455392A4 (en) Semiconductor device and method for manufacturing the same
EP1194023A4 (en) Multilayered printed wiring board and production method therefor
KR970058445A (en) Deformable interconnect structure for connecting the inner plane of the multilayer circuit board to the through-holes
WO2000068972A3 (en) Method of creating an electrical interconnect device bearing an array of electrical contact pads
WO2002029890A3 (en) Semiconductor stacked die devices and methods of forming semiconductor stacked die devices
TW344938B (en) Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board
MY123561A (en) Integrated circuit structure.
EP1102523A4 (en) Printed-circuit board and method of manufacture thereof
TW200610466A (en) Method for fabricating conductive bumps of a circuit board
EP1041618A4 (en) Semiconductor device and manufacturing method thereof, circuit board and electronic equipment
EP1193755A4 (en) Clad plate for forming interposer for semiconductor device, interposer for semiconductor device, and method of manufacturing them
EP1049162A3 (en) Interconnection structure of a multilayer circuit board for electrical connection to a semiconductor package and manufacturing method thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 09743753

Country of ref document: US

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 617475

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 2000930690

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWP Wipo information: published in national office

Ref document number: 2000930690

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 2000930690

Country of ref document: EP