WO2001020790A1 - Low power operation in a radiotelephone - Google Patents

Low power operation in a radiotelephone Download PDF

Info

Publication number
WO2001020790A1
WO2001020790A1 PCT/US2000/023031 US0023031W WO0120790A1 WO 2001020790 A1 WO2001020790 A1 WO 2001020790A1 US 0023031 W US0023031 W US 0023031W WO 0120790 A1 WO0120790 A1 WO 0120790A1
Authority
WO
WIPO (PCT)
Prior art keywords
radiotelephone
duration
timing
sleep mode
clock
Prior art date
Application number
PCT/US2000/023031
Other languages
French (fr)
Inventor
John Northcutt
Peter Holmqvist
Original Assignee
Ericsson Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Inc. filed Critical Ericsson Inc.
Priority to AU67969/00A priority Critical patent/AU6796900A/en
Publication of WO2001020790A1 publication Critical patent/WO2001020790A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W52/00Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02Power saving arrangements
    • H04W52/0209Power saving arrangements in terminal devices
    • H04W52/0261Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0287Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
    • H04W52/0293Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment having a sub-controller with a low clock frequency switching on and off a main controller with a high clock frequency
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the present invention relates generally to reducing power consumption in portable electronic devices such as radiotelephones More particularly, the present invention relates to controlling the duration of a low-power sleep mode in a radiotelephone
  • radiotelephone is a mobile or portable radio which provides two-way radio communication with fixed radio equipment in a radiotelephone system To improve portability and user convenience, the radiotelephone is powered by a rechargeable battery
  • Radiotelephones One design goal for radiotelephones is minimization of power consumption from the battery This permits use of physically smaller, lighter batteries Further, power consumption reduction extends the operating time of the radiotelephone Reduced power consumption is very important in a consumer product such as a radio telephone
  • a radiotelephone accommodates the varying speed at which its circuits wake up from the sleep mode
  • a microprocessor or other hardware circuit is used to first sense the temperature of the sleep timer or sleeping hardware This temperature information is used to program the sleep timer Circuitry that needs a longer time to return to stable operation on power- up will be started first This permits most circuitry to remain powered down as long as possible
  • the sleep mode uses a special sleep timer to wake up the timing generator at the end of a sleep cycle
  • the sleep mode uses a primary clock and a secondary clock
  • the primary clock is a high-frequency, high-precision clock while the secondary clock is a low-frequency, lower-precision clock generated by a low-power oscillator
  • the sleep timer counts a number of secondary clock pulses to measure the length of the sleep period
  • the secondary clock pulses are padded with a programmable number of primary clock pulses to achieve an accurate sleep period
  • FIG 1 is a block diagram of a radiotelephone system
  • FIG 2 is a block diagram of a portion of the radiotelephone illustrated in FIG 1,
  • FIG 3, FIG 4 and FIG 5 are timing diagrams illustrating operation of a sleep timer of the radiotelephone of FIG 2, and
  • FIGS 6a and 6b are flow diagrams illustrating a method of operating a radiotelephone
  • FIG 7 is a flow diagram illustrating a method of operating a radiotelephone
  • FIG 1 is a block diagram illustrating a radiotelephone system 100
  • the radiotelephone system 100 includes a plurality of base stations such as base station 102 which may be in radiocommumcation with a radiotelephone such as radiotelephone 104
  • the base station 102 provides control signals including timing information to allow the radiotelephone 104 to be synchronized with the base station 102 and other fixed components of the system 100
  • the system 100 is a cellular telephone system in accordance with a digital cellular standard, such as IS-136 of IS-136 published by the Telecommunications
  • the system 100 may be the Global System for Mobile Communication, or GSM or other systems
  • the radiotelephone 104 is a portable radiotelephone such as a cellular telephone
  • the radiotelephone 104 includes a receiver circuit 108, a control circuit
  • the control circuit 1 10 controls overall operation of the radiotelephone 104, in conjunction with data and instructions stored in the memory 120 For transmitting voice and data information from the radiotelephone 104 to the base station 102, information is conveyed from the control circuit 110 to the transmitter circuit 1 12
  • the transmitter circuit 1 12 modulates a carrier signal which is impressed upon the antenna 106 for transmission to the base station
  • the timing generator 1 14 controls all timing of the radiotelephone 104, including the air interface
  • the timing generator 1 14 operates in response to clocking signals provided by the oscillator 1 16
  • the synthesizer 1 18 provides the necessary signals for modulation and demodulation in the transmitter circuit 1 12 and receiver circuit 108 respectively
  • the user interface 122 permits user control
  • FIG 2 is an operational block diagram of a portion of the radiotelephone 104 of FIG 1
  • the radiotelephone 104 includes a processor 202, an oscillator circuit 204, a second oscillator circuit 206, a sleep controller 208, a timing generator 210 and a synthesizer 212
  • the processor 202 controls operation of the radiotelephone 104 and in one embodiment is implemented as an Advanced Rise (Reduced Instruction Set Computer) Machine
  • the processor 202 operates in response to data and instructions stored in the processor 202 and in associated memory
  • the processor 202 implements a variety of functions One such function is a software timer 214
  • the processor 202 further implements a temperature sensor 203 Temperature sensitivity may be accomplished by any suitable circuit, device or software The temperature sensor 203 provides an indication of the current temperature of the radiotelephone 104 The processor 202 may use this indication for subsequent processing
  • the first oscillator circuit 204 includes a temperature compensated crystal oscillator 220, a buffer circuit 222, and a voltage regulator 226
  • the temperature controlled crystal oscillator 220 provides an oscillating signal at a substantially constant, first predetermined frequency In one exemplary embodiment, this frequency is 19 44 MHz
  • the buffer circuit 222 receives the oscillating signal and buffers the signal for transmission to other circuits
  • the buffer circuit 222 performs functions such as signal squaring
  • the voltage regulator 226 provides a voltage which is substantially constant and compensated against variations in temperature and supply voltage
  • the voltage regulator circuit 226 has a control input for receiving a control signal from the processor 202 In response to the control signal, the voltage regulator
  • 226 may be switched between a normal mode and a low-power sleep mode
  • the second oscillator circuit 206 includes a second oscillator 232
  • the second oscillator 232 provides a substantially constant second predetermined frequency oscillating signal In the illustrated example, the signal has a frequency of 32,768Hz
  • the second oscillator 232 generates the oscillating signal and provides the oscillating signal to the sleep controller 208
  • the oscillator 232 has a control input for receiving a control signal from the processor 202 In response to a control signal, the oscillator 232 may be powered down to a low-power sleep mode
  • the sleep control circuit 208 controls entry and exit from the low power sleep mode by the radiotelephone 104
  • the sleep control circuit 208 includes a switch 240 which selects between the output of the primary oscillator circuit 204 and the secondary oscillator circuit 206
  • the switch 240 may be controlled by software and may be any suitable switching circuit implemented in the radiotelephone 104
  • the switched signal is provided to the microprocessor 202 and to other portions of the radiotelephone 104 as a master clock signal
  • the primary oscillator signal having a relatively high frequency such as 19 44 MHz, is provided as the master clock signal
  • the lower frequency signal from the second oscillator circuit 206 is provided with the frequency of, for example, 32,768 Hz
  • all the clocked circuits of the radiotelephone 104 which receive the master clock signal operate at a slower rate and therefore consume less power in the low-power sleep mode
  • the timing generator 210 provides timing signals for other portions of the radiotelephone 104
  • the timing generator 210 provides timing signals required for synchronization of timing of the radiotelephone 104 with timing of the radiotelephone system in which the radiotelephone 104 operates
  • the radiotelephone system is a time division multiple access (TDMA) system
  • the radiotelephone 104 is assigned time slots of a TDMA frame for communicating with a base station in the system
  • Other similar radiotelephones are assigned other time slots in the frame
  • timing of the radiotelephone 104 must be closely synchronized with system timing so that the radiotelephone 104 transmits and receives only during its assigned time slot
  • the timing generator 210 provides a variety of control signals Among these is a synchronization signal labeled Sync in FIG 2 Further, the timing generator 210 receives a signal labeled Halt from the sleep controller 208 By asserting the Halt signal, the timing generator enter
  • the synthesizer 212 provides oscillator signals for modulation and demodulation during radio communication with a remote base station
  • the synthesizer includes a voltage regulator 242 which provides a substantially constant voltage for operation of the synthesizer 212
  • the radiotelephone 104 contains the timing generator 210 which generates different events necessary for the radiotelephone 104 to maintain radio interface timing The events repeat with a certain period, usually equal to one TDMA frame Typically, this frame period is 20 ms If it is known in advance that no communication will take place over the radio interface for, for example, the next two frames, it is possible to shut down the radiotelephone for that period of time to conserve power To maximize power savings it is desirable to turn off the high- frequency primary clock However the timing generator uses that clock for event timing and thus radio interface timing would be lost
  • One solution to this problem is to have another means of accurately timing a frame period so that the timing generator can be stopped for an integer number of periods and then restarted without losing synchronization
  • the illustrated embodiment provides a sleep mode which uses a
  • the primary clock frequency is 19 44 MHz
  • the secondary clock frequency is 32768 Hz
  • the primary counter counts primary clock cycles and a secondary counter counts secondary clock cycles
  • the primary counter is a down counter and it is preloaded with, for example, the value of 593 That is, the primary counter reaches zero after 593 primary clock cycles
  • the secondary counter in this example is an up counter which is preloaded with a zero value and counts upward, incrementing the counter until a comparison value is reached
  • Other suitable clocking circuits or software implementations may be used as well Operation of the sleep timer will be described in conjunction with the timing diagram of FIG 3 and the flow diagram of FIGS 6a and 6b
  • the numbers indicate number of clock periods of the primary counter (clock) and secondary counter (clock) during the designated time period
  • the steps illustrated in FIGS 6a and 6b may be performed by the processor 202 (FIG 1 ) of the radiotelephone 104
  • the radiotelephone enters the process at step 602
  • the algorithm that controls the sleep timer can be thought of as a subset of the overall power savings algorithm of the radiotelephone's processor Before the processor is ready to enter the sleep algorithm (at step 608), it must power down all the unneeded circuits in the radiotelephone, step 604, and load the TCXO wake up counter, step 606 The sleep timer starts just when the timing generator is about to begin a new period
  • step 610 When the start of a new period is detected, step 610, the primary counter is started, step 612 and the timing generator is stopped The primary counter responds to the primary clock signal of 19 44 MHz The primary counter counts primary clocks until the beginning of the first secondary clock period
  • the processor remains in a loop, step 614, as it waits to detect the start of the first secondary clock period At this point, the primary counter is stopped, step 616, and the hardware sleep controller switches the processor to run off the secondary clock at step 618
  • the sleep algorithm can gain additional power savings at this point by powering off the unused primary clock, step 620
  • the secondary counter operating at the low frequency of 32768 Hz, counts until it reaches the threshold value of the wakeup counter, step 622 This time out of the wakeup counter triggers the processor to power on the primary clock, step 624, to warm up the circuits in anticipation of switching the processor from 32768 Hz to 19 44 MHz at step 628 A warm up time allows the primary clock to stabilize at it's predetermined frequency As the primary clock is warming up, the processor must keep counting secondary clocks to maintain the IS-136 system timing
  • step 626 the processor re-starts the primary counter, step 628 and gets switched back to run at the primary clock rate, step 630
  • the primary counter continues to count until it reaches zero or times out, step 632
  • the primary counter is loaded with the calibration value at step 634
  • step 636 the total time for sleep (primary and secondary clocks) has been reached and the timing generator can be restarted , step 638
  • the processor then exits the sleep algorithm, step 640, and then powers up the remaining phone circuits, step 642
  • the processor exits the power saving algorithm at step 644 and is ready to receive the next system information from the base station
  • system timing for the radiotelephone system can be kept by synchronizing the secondary clock to the primary clock, switching to the secondary clock, powering down the unused primary clock, and counting secondary clocks until it is time to wake up again In order to save current, it is desirable to wake up the primary clock as late as possible
  • One way to optimize the current savings is to program the wake up counter as a function of temperature This idea can be expanded to have the microprocessor power up other circuits of the radiotelephone as a function of temperature
  • FIG 4 illustrates timing for sleep periods that are longer than one TDMA frame in duration
  • the secondary counter counts from zero to 654
  • the primary counter reaches zero, it is loaded with the calibration value and decremented to zero once for every frame in the cycle
  • FIG 4 illustrates a three frame sleep cycle
  • FIG 4 is not drawn to scale for ease of illustrating operation of the timers Calibration is performed very similarly to a one-frame sleep cycle
  • FIG 5 illustrates the process The difference from the one-frame sleep cycle is that the timing generator is not stopped When the primary counter reaches zero at the end of the cycle, the counter continues to decrement until the timing generator period ends When the period is over, the negative value stored in the primary counter is complemented (sign reversed) and loaded into a calibration register If the secondary clock has a frequency deviation, the calibration value will deviate from the nominal
  • FIG. 7 illustrates how the power savings and sleep algorithm can be temperature compensated
  • the radiotelephone enters the power savings algorithm at step 702
  • the radiotelephone measures the temperature at step 704
  • the processor associates a wakeup counter whose value is a function of temperature, step 706
  • the processor powers down the unneeded circuits
  • the sleep controller's wake up timer can be programmed as a function of temperature, step 710
  • the processor executes the sleep algorithm illustrated as steps 608-640 in FIGS 6a and 6b
  • circuits of the radiotelephone are powered up according to the wakeup counters
  • the power savings algorithm is exited at step 716
  • the present invention provides an improved method and apparatus for controlling entry to and exit from a low-power sleep mode in an electronic device such as a radiotelephone
  • a sleep timer counts the number of secondary clock pulses to measure the duration of the sleep period while the remainder of the radiotelephone circuitry is powered down
  • the secondary clock pulses are padded with a programmable calibration value which includes a number of primary clock pulses necessary to achieve an accurate sleep period

Abstract

Power consumption during low-power sleep mode in a radiotelephone (104) is minimized. At a predetermined wake-up time, temperature of the radiotelephone is determined (706). A variable wake-up duration is set in response to the temperature (708). After the variable wake-up duration, the radiotelephone returns to a normal operational mode (730). In this manner, circuitry remains in the low-power state as long as possible. Further, a low-resolution secondary timer is used to measure the duration of the sleep period. After the duration timed by the secondary timer, a second duration is timed by a high-resolution primary timer. A timing calibration duration is then timed and a sleep mode is exited in synchronization with system timing.

Description

LOW POWER OPERATION IN A RADIOTELEPHONE
BACKGROUND OF THE INVENTION
The present invention relates generally to reducing power consumption in portable electronic devices such as radiotelephones More particularly, the present invention relates to controlling the duration of a low-power sleep mode in a radiotelephone
Many communication devices are portable and operate on battery power An example of such a communication device is a radiotelephone A radiotelephone is a mobile or portable radio which provides two-way radio communication with fixed radio equipment in a radiotelephone system To improve portability and user convenience, the radiotelephone is powered by a rechargeable battery
One design goal for radiotelephones is minimization of power consumption from the battery This permits use of physically smaller, lighter batteries Further, power consumption reduction extends the operating time of the radiotelephone Reduced power consumption is very important in a consumer product such as a radio telephone
To minimize power consumption it is known to place the radiotelephone in a low-power sleep mode In such a mode, power is removed from all unnecessary circuitry The sleep mode is extended for as long as possible while ensuring the liable information
Many radiotelephones must be synchronized with the timing of the system in which they operate Synchronization is necessary, for example to locate and read a paging channel broadcast by the system to indicate an incoming call for the radiotelephone Thus, there is a need to retain or recover timing information even while in the low-power sleep mode
Accordingly, there is a need for an improved method and apparatus for maximizing duration of sleep mode while ensuring synchronization with system timing upon exiting the sleep mode BRIEF SUMMARY OF THE INVENTION
By way of introduction, in one embodiment, a radiotelephone accommodates the varying speed at which its circuits wake up from the sleep mode A microprocessor or other hardware circuit is used to first sense the temperature of the sleep timer or sleeping hardware This temperature information is used to program the sleep timer Circuitry that needs a longer time to return to stable operation on power- up will be started first This permits most circuitry to remain powered down as long as possible In a second embodiment, the sleep mode uses a special sleep timer to wake up the timing generator at the end of a sleep cycle The sleep mode uses a primary clock and a secondary clock The primary clock is a high-frequency, high-precision clock while the secondary clock is a low-frequency, lower-precision clock generated by a low-power oscillator The sleep timer counts a number of secondary clock pulses to measure the length of the sleep period The secondary clock pulses are padded with a programmable number of primary clock pulses to achieve an accurate sleep period
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
FIG 1 is a block diagram of a radiotelephone system,
FIG 2 is a block diagram of a portion of the radiotelephone illustrated in FIG 1,
FIG 3, FIG 4 and FIG 5 are timing diagrams illustrating operation of a sleep timer of the radiotelephone of FIG 2, and
FIGS 6a and 6b are flow diagrams illustrating a method of operating a radiotelephone, and
FIG 7 is a flow diagram illustrating a method of operating a radiotelephone
DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS
Referring now to the drawing, FIG 1 is a block diagram illustrating a radiotelephone system 100 The radiotelephone system 100 includes a plurality of base stations such as base station 102 which may be in radiocommumcation with a radiotelephone such as radiotelephone 104 In addition to voice and data communication, the base station 102 provides control signals including timing information to allow the radiotelephone 104 to be synchronized with the base station 102 and other fixed components of the system 100 In the exemplary embodiment, the system 100 is a cellular telephone system in accordance with a digital cellular standard, such as IS-136 of IS-136 published by the Telecommunications
Industry Association/Electronic Industry Association and commonly referred to as TDMA or DAMPS In other embodiments, the system 100 may be the Global System for Mobile Communication, or GSM or other systems
The radiotelephone 104 is a portable radiotelephone such as a cellular telephone The radiotelephone 104 includes a receiver circuit 108, a control circuit
110, a transmitter 112, a timing generator 114, an oscillator 1 16, a synthesizer 1 18, a memory 120 and a user interface 122 Operating power for the radiotelephone 104 is provided by a rechargeable battery 124 Radio signals received from the base station 102 are detected at the antenna 106 and converted to digital data for further processing by the received circuit 108 The control circuit 1 10 controls overall operation of the radiotelephone 104, in conjunction with data and instructions stored in the memory 120 For transmitting voice and data information from the radiotelephone 104 to the base station 102, information is conveyed from the control circuit 110 to the transmitter circuit 1 12 The transmitter circuit 1 12 modulates a carrier signal which is impressed upon the antenna 106 for transmission to the base station The timing generator 1 14 controls all timing of the radiotelephone 104, including the air interface The timing generator 1 14 operates in response to clocking signals provided by the oscillator 1 16 The synthesizer 1 18 provides the necessary signals for modulation and demodulation in the transmitter circuit 1 12 and receiver circuit 108 respectively The user interface 122 permits user control of the radiotelephone 104 Generally, the user interface 122 includes a speaker and microphone, and a keypad and display
FIG 2 is an operational block diagram of a portion of the radiotelephone 104 of FIG 1 As illustrated in FIG 2, the radiotelephone 104 includes a processor 202, an oscillator circuit 204, a second oscillator circuit 206, a sleep controller 208, a timing generator 210 and a synthesizer 212 The processor 202 controls operation of the radiotelephone 104 and in one embodiment is implemented as an Advanced Rise (Reduced Instruction Set Computer) Machine The processor 202 operates in response to data and instructions stored in the processor 202 and in associated memory The processor 202 implements a variety of functions One such function is a software timer 214
The processor 202 further implements a temperature sensor 203 Temperature sensitivity may be accomplished by any suitable circuit, device or software The temperature sensor 203 provides an indication of the current temperature of the radiotelephone 104 The processor 202 may use this indication for subsequent processing
The first oscillator circuit 204 includes a temperature compensated crystal oscillator 220, a buffer circuit 222, and a voltage regulator 226 The temperature controlled crystal oscillator 220 provides an oscillating signal at a substantially constant, first predetermined frequency In one exemplary embodiment, this frequency is 19 44 MHz The buffer circuit 222 receives the oscillating signal and buffers the signal for transmission to other circuits The buffer circuit 222 performs functions such as signal squaring The voltage regulator 226 provides a voltage which is substantially constant and compensated against variations in temperature and supply voltage The voltage regulator circuit 226 has a control input for receiving a control signal from the processor 202 In response to the control signal, the voltage regulator
226 may be switched between a normal mode and a low-power sleep mode
The second oscillator circuit 206 includes a second oscillator 232 The second oscillator 232 provides a substantially constant second predetermined frequency oscillating signal In the illustrated example, the signal has a frequency of 32,768Hz The second oscillator 232 generates the oscillating signal and provides the oscillating signal to the sleep controller 208 The oscillator 232 has a control input for receiving a control signal from the processor 202 In response to a control signal, the oscillator 232 may be powered down to a low-power sleep mode
The sleep control circuit 208 controls entry and exit from the low power sleep mode by the radiotelephone 104 In particular, the sleep control circuit 208 includes a switch 240 which selects between the output of the primary oscillator circuit 204 and the secondary oscillator circuit 206 The switch 240 may be controlled by software and may be any suitable switching circuit implemented in the radiotelephone 104 The switched signal is provided to the microprocessor 202 and to other portions of the radiotelephone 104 as a master clock signal Thus, in normal mode, the primary oscillator signal, having a relatively high frequency such as 19 44 MHz, is provided as the master clock signal In the sleep mode, the lower frequency signal from the second oscillator circuit 206 is provided with the frequency of, for example, 32,768 Hz By providing the lower frequency signal during the low-power sleep mode, all the clocked circuits of the radiotelephone 104 which receive the master clock signal operate at a slower rate and therefore consume less power in the low-power sleep mode
The timing generator 210 provides timing signals for other portions of the radiotelephone 104 In particular, the timing generator 210 provides timing signals required for synchronization of timing of the radiotelephone 104 with timing of the radiotelephone system in which the radiotelephone 104 operates For example, if the radiotelephone system is a time division multiple access (TDMA) system, the radiotelephone 104 is assigned time slots of a TDMA frame for communicating with a base station in the system Other similar radiotelephones are assigned other time slots in the frame By assigning a single radio telephone such as the radiotelephone 104 to each time slot, communication is assured To further ensure reliable communication, timing of the radiotelephone 104 must be closely synchronized with system timing so that the radiotelephone 104 transmits and receives only during its assigned time slot The timing generator 210 provides a variety of control signals Among these is a synchronization signal labeled Sync in FIG 2 Further, the timing generator 210 receives a signal labeled Halt from the sleep controller 208 By asserting the Halt signal, the timing generator enters a low-power sleep mode to reduce power consumption in the radiotelephone 104
The synthesizer 212 provides oscillator signals for modulation and demodulation during radio communication with a remote base station The synthesizer includes a voltage regulator 242 which provides a substantially constant voltage for operation of the synthesizer 212 As noted above, the radiotelephone 104 contains the timing generator 210 which generates different events necessary for the radiotelephone 104 to maintain radio interface timing The events repeat with a certain period, usually equal to one TDMA frame Typically, this frame period is 20 ms If it is known in advance that no communication will take place over the radio interface for, for example, the next two frames, it is possible to shut down the radiotelephone for that period of time to conserve power To maximize power savings it is desirable to turn off the high- frequency primary clock However the timing generator uses that clock for event timing and thus radio interface timing would be lost One solution to this problem is to have another means of accurately timing a frame period so that the timing generator can be stopped for an integer number of periods and then restarted without losing synchronization The illustrated embodiment provides a sleep mode which uses a special sleep timer to wake up the timing generator at the end of a sleep cycle The sleep timer counts a number of secondary clock pulses to measure the length of the sleep period The secondary clock pulses are padded with a programmable number of primary clock pulses to achieve an accurate sleep period
In one example, the primary clock frequency is 19 44 MHz, the secondary clock frequency is 32768 Hz and the sleep period (one TDMA frame) is 20 ms Under these circumstances, one sleep period equals 32768 Hertz x 20 ms = 655 36 secondary clock periods
A sleep cycle starts on a primary clock period Since the primary and secondary clocks are un-synchronized, it may take between zero and one secondary clock period before the start of the first period of the secondary clock signal To solve this problem the first frame is measured as 654 + 1 36 secondary clock period, where the 1 36 secondary periods are measured using the primary clock signal One secondary clock period equals 19 44 MHz / 32768 Hz = 593 26 primary clocks 0 26 primary clock periods = 13 ns and is insignificant relative to system timing
For implementation of the clocks, two counters are used in the sleep timer A primary counter counts primary clock cycles and a secondary counter counts secondary clock cycles The primary counter is a down counter and it is preloaded with, for example, the value of 593 That is, the primary counter reaches zero after 593 primary clock cycles The secondary counter in this example is an up counter which is preloaded with a zero value and counts upward, incrementing the counter until a comparison value is reached Other suitable clocking circuits or software implementations may be used as well Operation of the sleep timer will be described in conjunction with the timing diagram of FIG 3 and the flow diagram of FIGS 6a and 6b In the timing diagrams of FIGS 3, 4 and 5 the numbers indicate number of clock periods of the primary counter (clock) and secondary counter (clock) during the designated time period The steps illustrated in FIGS 6a and 6b may be performed by the processor 202 (FIG 1 ) of the radiotelephone 104 The radiotelephone enters the process at step 602
The algorithm that controls the sleep timer can be thought of as a subset of the overall power savings algorithm of the radiotelephone's processor Before the processor is ready to enter the sleep algorithm (at step 608), it must power down all the unneeded circuits in the radiotelephone, step 604, and load the TCXO wake up counter, step 606 The sleep timer starts just when the timing generator is about to begin a new period
When the start of a new period is detected, step 610, the primary counter is started, step 612 and the timing generator is stopped The primary counter responds to the primary clock signal of 19 44 MHz The primary counter counts primary clocks until the beginning of the first secondary clock period The processor remains in a loop, step 614, as it waits to detect the start of the first secondary clock period At this point, the primary counter is stopped, step 616, and the hardware sleep controller switches the processor to run off the secondary clock at step 618 The sleep algorithm can gain additional power savings at this point by powering off the unused primary clock, step 620
The secondary counter, operating at the low frequency of 32768 Hz, counts until it reaches the threshold value of the wakeup counter, step 622 This time out of the wakeup counter triggers the processor to power on the primary clock, step 624, to warm up the circuits in anticipation of switching the processor from 32768 Hz to 19 44 MHz at step 628 A warm up time allows the primary clock to stabilize at it's predetermined frequency As the primary clock is warming up, the processor must keep counting secondary clocks to maintain the IS-136 system timing
Once the secondary timer reaches the second threshold for system timing, step 626, the processor re-starts the primary counter, step 628 and gets switched back to run at the primary clock rate, step 630 The primary counter continues to count until it reaches zero or times out, step 632 When the primary counter reaches zero, it is loaded with a programmable calibration value The calibration value is nominally 0 36 x 19 44 MHz/32768 = 214 The primary counter is loaded with the calibration value at step 634 After the primary counter times out, step 636, the total time for sleep (primary and secondary clocks) has been reached and the timing generator can be restarted , step 638 The processor then exits the sleep algorithm, step 640, and then powers up the remaining phone circuits, step 642 The processor exits the power saving algorithm at step 644 and is ready to receive the next system information from the base station
In summary, system timing for the radiotelephone system can be kept by synchronizing the secondary clock to the primary clock, switching to the secondary clock, powering down the unused primary clock, and counting secondary clocks until it is time to wake up again In order to save current, it is desirable to wake up the primary clock as late as possible One way to optimize the current savings is to program the wake up counter as a function of temperature This idea can be expanded to have the microprocessor power up other circuits of the radiotelephone as a function of temperature
FIG 4 illustrates timing for sleep periods that are longer than one TDMA frame in duration Under these circumstances, after the first frame, the secondary counter counts from zero to 654 At the end of the sleep cycle, when the primary counter reaches zero, it is loaded with the calibration value and decremented to zero once for every frame in the cycle FIG 4 illustrates a three frame sleep cycle FIG 4 is not drawn to scale for ease of illustrating operation of the timers Calibration is performed very similarly to a one-frame sleep cycle FIG 5 illustrates the process The difference from the one-frame sleep cycle is that the timing generator is not stopped When the primary counter reaches zero at the end of the cycle, the counter continues to decrement until the timing generator period ends When the period is over, the negative value stored in the primary counter is complemented (sign reversed) and loaded into a calibration register If the secondary clock has a frequency deviation, the calibration value will deviate from the nominal
214.
FIG. 7 illustrates how the power savings and sleep algorithm can be temperature compensated The radiotelephone enters the power savings algorithm at step 702 The radiotelephone measures the temperature at step 704 For each circuit, the processor associates a wakeup counter whose value is a function of temperature, step 706 Then at step 708 the processor powers down the unneeded circuits Similarly, the sleep controller's wake up timer can be programmed as a function of temperature, step 710 At step 712, the processor executes the sleep algorithm illustrated as steps 608-640 in FIGS 6a and 6b At step 714, circuits of the radiotelephone are powered up according to the wakeup counters The power savings algorithm is exited at step 716
From the foregoing, it can be seen that the present invention provides an improved method and apparatus for controlling entry to and exit from a low-power sleep mode in an electronic device such as a radiotelephone By measuring the temperature and tailoring the start-up times of individual circuitry blocks to the measured temperature, the start-up times can be delayed as long as possible, thus maximizing the power savings of the sleep mode Further, a sleep timer counts the number of secondary clock pulses to measure the duration of the sleep period while the remainder of the radiotelephone circuitry is powered down In order to ensure accurate timing and synchronization with system timing upon exit from the sleep mode, the secondary clock pulses are padded with a programmable calibration value which includes a number of primary clock pulses necessary to achieve an accurate sleep period
While a particular embodiment of the present invention has been shown and described, modifications may be made It is therefore intended in the appended claims to cover all such changes and modifications which follow in the true spirit and scope of the invention.

Claims

1 A method for operating a radiotelephone, the method comprising the steps of
(a) determining a predetermined wakeup time, (b) entering a low-power sleep mode,
(c) at the predetermined wakeup time,
(cl) determining a temperature of the radiotelephone, (c2) setting a variable wakeup duration in response to the temperature, and (c3) after the variable wakeup duration, returning to a normal operational mode
2 The method of claim 1 wherein step (c3) comprises providing operational power to one or more circuits after the variable wakeup duration
3 The method of claim 2 wherein step (c3) comprises providing operational power to an oscillator a sufficient time before providing power to other timing circuitry to ensure stable operation of the oscillator at the temperature
4 A method for operating a radiotelephone, the method comprising the steps of (a) determining a predetermined wakeup time,
(b) removing power from operating circuitry of the radiotelephone to enter a low power sleep mode,
(c) in response to clocking signals, timing duration of the low power sleep mode, at the end of the low power sleep mode,
(d) measuring temperature,
(e) setting a software timer to measure a wakeup time having a wakeup duration based on the temperature, (f) clocking the software timer, and
(g) after the wakeup duration, providing power to operating circuitry
5 The method of claim 4 wherein step (c) comprises (cl) clocking a counter, and
(c2) when the counter reaches a predetermined value, exiting the low power sleep mode
6 The method of claim 5 wherein step (e) comprises the steps of (el) storing a value in a register, (e2) in response to a clock signal, decrementing the value, and
(e3) when the value matches a predetermined value, providing power to the operating circuitry
7 A method for operating a radiotelephone, the method comprising the steps of (a) entering a low power sleep mode,
(b) using a hardware clock to measure a wakeup time,
(c) at the wakeup time,
(cl) providing operational power to predetermined circuitry of the radiotelephone, (c2) starting a software clock,
(d) measuring a predetermined time duration with the software clock, and
(e) after the predetermined time duration, providing operating power to additional circuitry
8 The method of claim 7 wherein step (b) comprises
(bl) clocking a counter, and
(b2) when the counter reaches a predetermined value, providing operational power to a processor
9 The method of claim 8 wherein step (d) comprises the steps of (dl) storing a value in a register,
(d2) in response to a clock signal, decrementing the value, and (d3) terminating the software clock when the value matches a predetermined value
10 A method for operating a portable radiotelephone in a radiotelephone system, the method comprising the steps of using a high resolution primary timer, timing operation of the radiotelephone in synchronization with timing of the radiotelephone system, entering a low power sleep mode, timing duration of the low power sleep mode using a low resolution secondary timer, timing a calibration duration using the primary timer to synchronize the timing of the radiotelephone with the timing of the radiotelephone system, and exiting the sleep mode
11 The method of claim 10 wherein the step of timing duration of the low power sleep mode comprises the steps of determining a comparison value related to the duration of the low power sleep mode, and incrementing a counter until the comparison value is reached
12 The method of claim 1 1 wherein the steps of timing using the primary timer comprise the steps of storing a timer value in a counter, and decrementing the counter until a zero value is reached
13. A method for operating a portable radiotelephone in a radiotelephone system, the method comprising the steps of: entering a low power sleep mode; timing a predetermined sleep duration; at end of the sleep duration, activating a primary clock; timing a warmup duration; after the warmup duration, activating the primary clock; timing a calibration duration with the primary clock; and at the end of the calibration duration, exiting the sleep mode.
14. The method of claim 13 wherein the step of timing the predetermined sleep duration comprises a step of timing decrementing a secondary counter in response to signals from a secondary clock until a predetermined value is reached.
15. The method of claim 14 further comprising the steps of: powering down unneeded circuits of the radiotelephone; detecting a new period of a timing generator of the radiotelephone; in response to the new period, starting the primary counter; detecting a first period of the secondary clock; and stopping the primary clock and timing operation of the radiotelephone using the secondary clock.
16. The method of claim 15 further comprising the steps of: restarting the timing generator after the calibration duration; powering up all necessary circuits of the radiotelephone; and reattaining communication with a remote base station.
PCT/US2000/023031 1999-09-15 2000-08-22 Low power operation in a radiotelephone WO2001020790A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU67969/00A AU6796900A (en) 1999-09-15 2000-08-22 Low power operation in a radiotelephone

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/396,720 1999-09-15
US09/396,720 US6311081B1 (en) 1999-09-15 1999-09-15 Low power operation in a radiotelephone

Publications (1)

Publication Number Publication Date
WO2001020790A1 true WO2001020790A1 (en) 2001-03-22

Family

ID=23568388

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/023031 WO2001020790A1 (en) 1999-09-15 2000-08-22 Low power operation in a radiotelephone

Country Status (4)

Country Link
US (1) US6311081B1 (en)
AU (1) AU6796900A (en)
MY (1) MY135958A (en)
WO (1) WO2001020790A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010083744A1 (en) * 2009-01-22 2010-07-29 深圳市博孚机电有限公司 Low power consumption control circuit and operation method thereof

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2807598A1 (en) * 2000-04-11 2001-10-12 Koninkl Philips Electronics Nv PORTABLE COMMUNICATION DEVICE WITH AUTOMATIC HOLDING SYSTEM AND METHOD FOR HOLDING SUCH A DEVICE
FI20010760A0 (en) * 2001-04-11 2001-04-11 Nokia Corp Method for receiving a radio frequency (RF) signal and RF receiver
US6971036B2 (en) * 2001-04-19 2005-11-29 Onwafer Technologies Methods and apparatus for low power delay control
FR2826813B1 (en) * 2001-06-28 2003-09-26 Cit Alcatel METHOD FOR ESTIMATING THE FREQUENTIAL UNCERTAINTY OF A SYSTEM CAPABLE OF COMMUNICATING ON TWO DIFFERENT RADIO COMMUNICATION NETWORKS AND CORRESPONDING DEVICE
US6980823B2 (en) * 2002-01-31 2005-12-27 Qualcomm Inc. Intermediate wake mode to track sleep clock frequency in a wireless communication device
US20040249534A1 (en) * 2002-04-12 2004-12-09 Kunihiro Yamada Power supply management system for vehicle mounted apparatus
JP4064150B2 (en) * 2002-05-20 2008-03-19 シャープ株式会社 Wireless communication apparatus and wireless communication apparatus control method
CA2393651A1 (en) * 2002-07-29 2004-01-29 Ralph Dickson Mason Low power oscillator and power down method
US20060056322A1 (en) * 2004-09-10 2006-03-16 Simpson Floyd D Method for updating a timer function in a mobile station in a wireless local area network
US8509859B2 (en) * 2005-03-11 2013-08-13 Qualcomm Incorporated Apparatus and methods for control of sleep modes in a transceiver
US7509150B1 (en) 2005-08-02 2009-03-24 Itt Manufacturing Enterprises, Inc. Reducing power consumption in a radio device by early receiver shut down
JP4444310B2 (en) * 2007-05-30 2010-03-31 株式会社東芝 Mobile phone
EP2012436B1 (en) * 2007-07-05 2016-03-30 Sequans Communications Method for switching a component to an operation mode for reducing power consumption in a wireless communication device
US8112646B2 (en) * 2007-09-17 2012-02-07 Intel Corporation Buffering techniques for power management
US8661167B2 (en) * 2007-09-17 2014-02-25 Intel Corporation DMA (direct memory access) coalescing
JP2009088818A (en) * 2007-09-28 2009-04-23 Rohm Co Ltd Information communication terminal, wireless communication device, and wireless communication network
CN101572610B (en) * 2008-04-28 2011-06-08 鸿富锦精密工业(深圳)有限公司 Network device and method for switching working modes thereof
KR101779344B1 (en) * 2011-02-07 2017-09-19 삼성전자주식회사 Method and Apparatus for controlling wireless power transmission and reception, and wireless power transmission system
US8983632B2 (en) * 2011-03-29 2015-03-17 Honeywell International Inc. Function block execution framework
US9313738B2 (en) 2012-06-11 2016-04-12 Broadcom Corporation Methods for efficient power management in 60 GHz devices
US9148854B2 (en) 2012-07-27 2015-09-29 Broadcom Corporation Method and system for adaptive enhanced power saving for peer to peer group owner
CN104936218A (en) * 2014-03-21 2015-09-23 国基电子(上海)有限公司 User end equipment and power saving method thereof
WO2016176492A1 (en) * 2015-04-30 2016-11-03 Maxim Integrated Products, Inc. Power-good detector for ultra-wide band transmitter with emphasis on low power consumption

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0924947A1 (en) * 1997-12-22 1999-06-23 The Technology Partnership Public Limited Company Power saving in a digital cellular system terminal
US5950120A (en) * 1997-06-17 1999-09-07 Lsi Logic Corporation Apparatus and method for shutdown of wireless communications mobile station with multiple clocks

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2545623B1 (en) 1974-12-12 1987-01-16 France Etat Armement PROGRAMMABLE TIMER
FI95980C (en) 1992-09-04 1996-04-10 Nokia Mobile Phones Ltd Method and switchgear for accurate measurement of time with an inaccurate clock
SE9304119D0 (en) * 1993-12-10 1993-12-10 Ericsson Ge Mobile Communicat Devices and mobile stations for providing packaged data communication in digital TDMA cellular systems
DE69535698T2 (en) * 1994-07-21 2009-01-22 Interdigital Technology Corp., Wilmington Circuit and method for power consumption control for a communication terminal
GB2297884B (en) 1995-02-07 1999-05-26 Nokia Mobile Phones Ltd Radio telephone
US5845204A (en) 1995-08-11 1998-12-01 Rockwell International Corporation Method and apparatus for controlling the wakeup logic of a radio receiver in sleep mode
US6009319A (en) 1996-09-06 1999-12-28 Telefonaktiebolaget Lm Ericsson Method and apparatus for reducing power consumption in a mobile radio communication device
US5950131A (en) * 1996-10-29 1999-09-07 Motorola, Inc. Method and apparatus for fast pilot channel acquisition using a matched filter in a CDMA radiotelephone
US6085114A (en) * 1997-02-06 2000-07-04 At&T Wireless Systems Inc. Remote wireless unit having reduced power operating mode
US5910944A (en) * 1997-02-28 1999-06-08 Motorola, Inc. Radio telephone and method for operating a radiotelephone in slotted paging mode
US5995820A (en) * 1997-06-17 1999-11-30 Lsi Logic Corporation Apparatus and method for calibration of sleep mode clock in wireless communications mobile station
KR100241899B1 (en) * 1997-07-16 2000-02-01 윤종용 Apparatus and method for displaying remained electric source in a portable radio communication terminal
US6088602A (en) * 1998-03-27 2000-07-11 Lsi Logic Corporation High resolution frequency calibrator for sleep mode clock in wireless communications mobile station

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5950120A (en) * 1997-06-17 1999-09-07 Lsi Logic Corporation Apparatus and method for shutdown of wireless communications mobile station with multiple clocks
EP0924947A1 (en) * 1997-12-22 1999-06-23 The Technology Partnership Public Limited Company Power saving in a digital cellular system terminal

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010083744A1 (en) * 2009-01-22 2010-07-29 深圳市博孚机电有限公司 Low power consumption control circuit and operation method thereof
US9134718B2 (en) 2009-01-22 2015-09-15 Shenzhen Bofu Mechanic & Electronic Co., Ltd. Low power consumption control circuit and operation method thereof

Also Published As

Publication number Publication date
US6311081B1 (en) 2001-10-30
MY135958A (en) 2008-07-31
AU6796900A (en) 2001-04-17

Similar Documents

Publication Publication Date Title
US6311081B1 (en) Low power operation in a radiotelephone
KR100577545B1 (en) Synchronisation of a low power clock in a wireless communication device
KR100742009B1 (en) Synchronizing clock enablement in an electronic device
JP4387473B2 (en) Method for clock calibration for radiotelephone and slotted paging mode in a CDMA radiotelephone system
JP4503616B2 (en) Precise sleep timer using low-cost and low-accuracy clock
US6009319A (en) Method and apparatus for reducing power consumption in a mobile radio communication device
US6397053B1 (en) Reduction of power consumption with increased standby time in wireless communications device
GB2324225A (en) Battery saving in a radio telephone operating in CDMA slotted paging mode
KR100350474B1 (en) The adaptive power saving method for digital wireless communication system during standby mode
US7496774B2 (en) Method and system for generating clocks for standby mode operation in a mobile communication device
US6411830B2 (en) System and method for reducing power consumption in waiting mode
JP4225706B2 (en) Discontinuous reception method in mobile communication terminal
JP2001274737A (en) Method for interrupting idle state of communication unit
JP3438062B2 (en) Mobile terminal
EP1138123A1 (en) Method and device for conserving power in a cdma mobile telephone
TW200526053A (en) Precise sleep timer using a low-cost and low-accuracy clock
MXPA06007169A (en) Precise sleep timer using a low-cost and low-accuracy clock

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP