WO2001048596A3 - Read lock miss control in a multithreaded environment - Google Patents
Read lock miss control in a multithreaded environment Download PDFInfo
- Publication number
- WO2001048596A3 WO2001048596A3 PCT/US2000/033395 US0033395W WO0148596A3 WO 2001048596 A3 WO2001048596 A3 WO 2001048596A3 US 0033395 W US0033395 W US 0033395W WO 0148596 A3 WO0148596 A3 WO 0148596A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- read lock
- memory
- reference request
- miss control
- multithreaded environment
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Storage Device Security (AREA)
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00984105A EP1244959A2 (en) | 1999-12-28 | 2000-12-08 | Read lock miss control in a multithreaded environment |
AU20783/01A AU2078301A (en) | 1999-12-28 | 2000-12-08 | Read lock miss control in a multithreaded environment |
HK02109093.5A HK1047490A1 (en) | 1999-12-28 | 2002-12-16 | Read lock miss control in a multithreaded environment |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/473,798 | 1999-12-28 | ||
US09/473,798 US6324624B1 (en) | 1999-12-28 | 1999-12-28 | Read lock miss control and queue management |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2001048596A2 WO2001048596A2 (en) | 2001-07-05 |
WO2001048596A3 true WO2001048596A3 (en) | 2002-03-21 |
WO2001048596A9 WO2001048596A9 (en) | 2002-07-04 |
Family
ID=23881019
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/033395 WO2001048596A2 (en) | 1999-12-28 | 2000-12-08 | Read lock miss control in a multithreaded environment |
Country Status (8)
Country | Link |
---|---|
US (2) | US6324624B1 (en) |
EP (1) | EP1244959A2 (en) |
CN (1) | CN1210651C (en) |
AU (1) | AU2078301A (en) |
HK (1) | HK1047490A1 (en) |
SG (1) | SG110044A1 (en) |
TW (1) | TW544584B (en) |
WO (1) | WO2001048596A2 (en) |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6606704B1 (en) * | 1999-08-31 | 2003-08-12 | Intel Corporation | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode |
US6983350B1 (en) * | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
US6668317B1 (en) * | 1999-08-31 | 2003-12-23 | Intel Corporation | Microengine for parallel processor architecture |
US6427196B1 (en) * | 1999-08-31 | 2002-07-30 | Intel Corporation | SRAM controller for parallel processor architecture including address and command queue and arbiter |
WO2001016702A1 (en) | 1999-09-01 | 2001-03-08 | Intel Corporation | Register set used in multithreaded parallel processor architecture |
US6532509B1 (en) | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6694380B1 (en) | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US6324624B1 (en) * | 1999-12-28 | 2001-11-27 | Intel Corporation | Read lock miss control and queue management |
US6307789B1 (en) * | 1999-12-28 | 2001-10-23 | Intel Corporation | Scratchpad memory |
US6625654B1 (en) * | 1999-12-28 | 2003-09-23 | Intel Corporation | Thread signaling in multi-threaded network processor |
US6631430B1 (en) * | 1999-12-28 | 2003-10-07 | Intel Corporation | Optimizations to receive packet status from fifo bus |
US6661794B1 (en) | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US6584522B1 (en) * | 1999-12-30 | 2003-06-24 | Intel Corporation | Communication between processors |
US6631462B1 (en) * | 2000-01-05 | 2003-10-07 | Intel Corporation | Memory shared between processing threads |
US6615324B1 (en) * | 2000-01-07 | 2003-09-02 | Cygnal Integrated Products, Inc. | Embedded microprocessor multi-level security system in flash memory |
US7681018B2 (en) | 2000-08-31 | 2010-03-16 | Intel Corporation | Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set |
US6718448B1 (en) * | 2000-11-28 | 2004-04-06 | Emc Corporation | Queued locking of a shared resource using multimodal lock types |
US6725347B2 (en) * | 2001-01-16 | 2004-04-20 | Sun Microsystems, Inc. | Spin-wheel SDRAM access scheduler for high performance microprocessors |
US7216204B2 (en) | 2001-08-27 | 2007-05-08 | Intel Corporation | Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment |
US6868476B2 (en) * | 2001-08-27 | 2005-03-15 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
US7126952B2 (en) * | 2001-09-28 | 2006-10-24 | Intel Corporation | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
DE60127416T2 (en) | 2001-11-05 | 2007-11-29 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Method and system for generating narrow optical pulses |
US7895239B2 (en) | 2002-01-04 | 2011-02-22 | Intel Corporation | Queue arrays in network devices |
US6934951B2 (en) * | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
US7280752B2 (en) | 2002-02-22 | 2007-10-09 | Intel Corporation | Network address routing using multiple routing identifiers |
US7471688B2 (en) * | 2002-06-18 | 2008-12-30 | Intel Corporation | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
US6973550B2 (en) | 2002-10-02 | 2005-12-06 | Intel Corporation | Memory access control |
US20040068607A1 (en) * | 2002-10-07 | 2004-04-08 | Narad Charles E. | Locking memory locations |
US7433307B2 (en) * | 2002-11-05 | 2008-10-07 | Intel Corporation | Flow control in a network environment |
US20040153611A1 (en) * | 2003-02-04 | 2004-08-05 | Sujat Jamil | Methods and apparatus for detecting an address conflict |
US7769097B2 (en) * | 2003-09-15 | 2010-08-03 | Intel Corporation | Methods and apparatus to control transmission of a multicarrier wireless communication channel through multiple antennas |
US20050120195A1 (en) * | 2003-11-13 | 2005-06-02 | Alok Kumar | Allocating memory |
US7213099B2 (en) * | 2003-12-30 | 2007-05-01 | Intel Corporation | Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches |
US20050216655A1 (en) * | 2004-03-25 | 2005-09-29 | Rosenbluth Mark B | Content addressable memory constructed from random access memory |
US7181568B2 (en) * | 2004-03-25 | 2007-02-20 | Intel Corporation | Content addressable memory to identify subtag matches |
US7418540B2 (en) * | 2004-04-28 | 2008-08-26 | Intel Corporation | Memory controller with command queue look-ahead |
US7610585B2 (en) * | 2004-06-03 | 2009-10-27 | Intel Corporation | Thread synchronization methods and apparatus for managed run-time environments |
US7277990B2 (en) | 2004-09-30 | 2007-10-02 | Sanjeev Jain | Method and apparatus providing efficient queue descriptor memory access |
US20060067348A1 (en) * | 2004-09-30 | 2006-03-30 | Sanjeev Jain | System and method for efficient memory access of queue control data structures |
US7555630B2 (en) | 2004-12-21 | 2009-06-30 | Intel Corporation | Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit |
US7418543B2 (en) | 2004-12-21 | 2008-08-26 | Intel Corporation | Processor having content addressable memory with command ordering |
US20060140203A1 (en) * | 2004-12-28 | 2006-06-29 | Sanjeev Jain | System and method for packet queuing |
US7467256B2 (en) | 2004-12-28 | 2008-12-16 | Intel Corporation | Processor having content addressable memory for block-based queue structures |
US7984248B2 (en) * | 2004-12-29 | 2011-07-19 | Intel Corporation | Transaction based shared data operations in a multiprocessor environment |
US20060236011A1 (en) * | 2005-04-15 | 2006-10-19 | Charles Narad | Ring management |
US7752620B2 (en) * | 2005-06-06 | 2010-07-06 | International Business Machines Corporation | Administration of locks for critical sections of computer programs in a computer that supports a multiplicity of logical partitions |
US7853951B2 (en) * | 2005-07-25 | 2010-12-14 | Intel Corporation | Lock sequencing to reorder and grant lock requests from multiple program threads |
US20070044103A1 (en) * | 2005-07-25 | 2007-02-22 | Mark Rosenbluth | Inter-thread communication of lock protected data |
US20070124728A1 (en) * | 2005-11-28 | 2007-05-31 | Mark Rosenbluth | Passing work between threads |
US20070245074A1 (en) * | 2006-03-30 | 2007-10-18 | Rosenbluth Mark B | Ring with on-chip buffer for efficient message passing |
US7926013B2 (en) * | 2007-12-31 | 2011-04-12 | Intel Corporation | Validating continuous signal phase matching in high-speed nets routed as differential pairs |
US20090198920A1 (en) * | 2008-02-01 | 2009-08-06 | Arimilli Lakshminarayana B | Processing Units Within a Multiprocessor System Adapted to Support Memory Locks |
US8055856B2 (en) * | 2008-03-24 | 2011-11-08 | Nvidia Corporation | Lock mechanism to enable atomic updates to shared memory |
US10360039B2 (en) * | 2009-09-28 | 2019-07-23 | Nvidia Corporation | Predicted instruction execution in parallel processors with reduced per-thread state information including choosing a minimum or maximum of two operands based on a predicate value |
CN104750720B (en) * | 2013-12-30 | 2018-04-27 | 中国银联股份有限公司 | The realization that high-performance data is handled under multi-thread concurrent access environment |
KR101993028B1 (en) * | 2015-02-05 | 2019-06-26 | 에스케이하이닉스 주식회사 | Memory controller |
JP6862951B2 (en) * | 2017-03-15 | 2021-04-21 | 富士通株式会社 | Memory control device, information processing device and memory control method |
US11347514B2 (en) | 2019-02-15 | 2022-05-31 | Apple Inc. | Content-addressable memory filtering based on microarchitectural state |
CN112965829B (en) * | 2021-02-22 | 2023-08-11 | 电子科技大学 | Method for using lock protocol under parallel task grouping scheduling |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0464715A2 (en) * | 1990-06-29 | 1992-01-08 | Digital Equipment Corporation | Interlock queueing |
US5140685A (en) * | 1988-03-14 | 1992-08-18 | Unisys Corporation | Record lock processing for multiprocessing data system with majority voting |
US5517648A (en) * | 1993-04-30 | 1996-05-14 | Zenith Data Systems Corporation | Symmetric multiprocessing system with unified environment and distributed system functions |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400770A (en) * | 1980-11-10 | 1983-08-23 | International Business Machines Corporation | Cache synonym detection and handling means |
US5175837A (en) * | 1989-02-03 | 1992-12-29 | Digital Equipment Corporation | Synchronizing and processing of memory access operations in multiprocessor systems using a directory of lock bits |
US5155831A (en) * | 1989-04-24 | 1992-10-13 | International Business Machines Corporation | Data processing system with fast queue store interposed between store-through caches and a main memory |
US5347648A (en) * | 1990-06-29 | 1994-09-13 | Digital Equipment Corporation | Ensuring write ordering under writeback cache error conditions |
US5404482A (en) * | 1990-06-29 | 1995-04-04 | Digital Equipment Corporation | Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills |
US5809530A (en) * | 1995-11-13 | 1998-09-15 | Motorola, Inc. | Method and apparatus for processing multiple cache misses using reload folding and store merging |
US5745913A (en) * | 1996-08-05 | 1998-04-28 | Exponential Technology, Inc. | Multi-processor DRAM controller that prioritizes row-miss requests to stale banks |
US6145054A (en) * | 1998-01-21 | 2000-11-07 | Sun Microsystems, Inc. | Apparatus and method for handling multiple mergeable misses in a non-blocking cache |
US6073215A (en) * | 1998-08-03 | 2000-06-06 | Motorola, Inc. | Data processing system having a data prefetch mechanism and method therefor |
US6427196B1 (en) * | 1999-08-31 | 2002-07-30 | Intel Corporation | SRAM controller for parallel processor architecture including address and command queue and arbiter |
US6324624B1 (en) * | 1999-12-28 | 2001-11-27 | Intel Corporation | Read lock miss control and queue management |
-
1999
- 1999-12-28 US US09/473,798 patent/US6324624B1/en not_active Expired - Lifetime
-
2000
- 2000-12-08 WO PCT/US2000/033395 patent/WO2001048596A2/en not_active Application Discontinuation
- 2000-12-08 AU AU20783/01A patent/AU2078301A/en not_active Abandoned
- 2000-12-08 CN CNB008191808A patent/CN1210651C/en not_active Expired - Fee Related
- 2000-12-08 EP EP00984105A patent/EP1244959A2/en not_active Withdrawn
- 2000-12-08 SG SG200302505A patent/SG110044A1/en unknown
-
2001
- 2001-03-16 TW TW089128125A patent/TW544584B/en not_active IP Right Cessation
- 2001-10-02 US US09/969,436 patent/US6681300B2/en not_active Expired - Lifetime
-
2002
- 2002-12-16 HK HK02109093.5A patent/HK1047490A1/en unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5140685A (en) * | 1988-03-14 | 1992-08-18 | Unisys Corporation | Record lock processing for multiprocessing data system with majority voting |
EP0464715A2 (en) * | 1990-06-29 | 1992-01-08 | Digital Equipment Corporation | Interlock queueing |
US5517648A (en) * | 1993-04-30 | 1996-05-14 | Zenith Data Systems Corporation | Symmetric multiprocessing system with unified environment and distributed system functions |
Also Published As
Publication number | Publication date |
---|---|
TW544584B (en) | 2003-08-01 |
EP1244959A2 (en) | 2002-10-02 |
CN1210651C (en) | 2005-07-13 |
SG110044A1 (en) | 2005-04-28 |
HK1047490A1 (en) | 2003-02-21 |
WO2001048596A9 (en) | 2002-07-04 |
US6681300B2 (en) | 2004-01-20 |
US20020038403A1 (en) | 2002-03-28 |
CN1437727A (en) | 2003-08-20 |
US6324624B1 (en) | 2001-11-27 |
WO2001048596A2 (en) | 2001-07-05 |
AU2078301A (en) | 2001-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001048596A3 (en) | Read lock miss control in a multithreaded environment | |
WO2003027845A3 (en) | Flexible acceleration of java thread synchronization on multiprocessor computers | |
EP0945706A3 (en) | Memory management for navigation system | |
EP0319647A3 (en) | Microprocessor with on-chip cache memory and translation lookaside buffer | |
HK1047982B (en) | Electronic settlement system, settlement management device, store device, client, data storage device, computer program, and storage medium | |
EP1237073A3 (en) | Method and system for creating and maintaining version-specific properties in a distributed environment | |
WO2002006930A3 (en) | Identifying unauthorized communication systems based on their memory contents | |
WO2002027495A3 (en) | Electronic information caching | |
EP1174791A3 (en) | Unified data type system and method | |
WO2003038574A3 (en) | An apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment | |
WO1996006390A3 (en) | A two-way set-associative cache memory | |
CA2367193A1 (en) | System and method for independently downloading features into a set of storage locations in a wireless communication device | |
AU2003264264A1 (en) | Electronic data structure for controlling access to data objects using locks | |
EP1187026A3 (en) | Extended cache memory system | |
EP1179782A3 (en) | Deterministic setting of replacement policy in a cache | |
EP0795820A3 (en) | Combination prefetch buffer and instructions cache | |
EP0394620A3 (en) | Data processing system with queue mechanism | |
SE0003746D0 (en) | A computer system | |
WO2002014981A3 (en) | Enhanced module chipping system | |
EP0661642A3 (en) | Microcomputer with memory read protection | |
EP1717661A3 (en) | Security system for game devices connected with a server | |
TW243509B (en) | Data processor with memory cache and method of operation | |
GB2358941A (en) | Processing ordered data requests to a memory | |
WO2003009143A3 (en) | Method and apparatus for caching with variable size locking regions | |
Stefanovic | Properties of age-based automatic memory reclamation algorithms |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/4-4/4, DRAWINGS, REPLACED BY NEW PAGES 1/5-5/5; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000984105 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 008191808 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2000984105 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000984105 Country of ref document: EP |