WO2001048810A1 - Dispositif d'inspection des defauts de cristal d'une plaquette de silicium et procede de detection des defauts de cristal de cette plaquette - Google Patents
Dispositif d'inspection des defauts de cristal d'une plaquette de silicium et procede de detection des defauts de cristal de cette plaquette Download PDFInfo
- Publication number
- WO2001048810A1 WO2001048810A1 PCT/JP2000/009135 JP0009135W WO0148810A1 WO 2001048810 A1 WO2001048810 A1 WO 2001048810A1 JP 0009135 W JP0009135 W JP 0009135W WO 0148810 A1 WO0148810 A1 WO 0148810A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- defects
- crystal defect
- silicon wafer
- crystal
- epitaxial layer
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/95—Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
- G01N21/9501—Semiconductor wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/24—Optical enhancement of defects or not directly visible states, e.g. selective electrolytic deposition, bubbles in liquids, light emission, colour change
Definitions
- the present invention relates to a silicon wafer crystal defect inspection object and a crystal defect detection method thereof, and in particular, by forming an epitaxial layer, expresses crystal defects formed on the surface of the silicon wafer in an uneven shape.
- TECHNICAL FIELD The present invention relates to a crystal defect inspecting body for effective detection by detecting the crystal defect and a method for detecting the crystal defect. Background art
- the silicon wafer is a silicon single crystal substrate obtained by slicing a single crystal grown by the Czochralski method (CZ method) or the floating zone melting method (FZ method) into thin slices and polishing the surface to a mirror-like surface.
- CZ method Czochralski method
- FZ method floating zone melting method
- it may be referred to as a “mirror wafer”.
- mirror wafer it is a generic term for a silicon epitaxial wafer formed by vapor-phase growth of a silicon single crystal thin film on the mirror wafer 18.
- etching solutions include Zirtol (Sirt 1) solution and SECO
- the area of the measurement area is as follows.
- the number of surface defects of about 46 per silicon wafer described above is a value that can be satisfied only when the surface defects uniformly appear on the surface of the silicon wafer.
- the above number is significantly different from the actual state.
- the density of surface defects is low, for example, when the number of surface defects generated per silicon wafer having a diameter of 20 mm is less than 46, the surface defects are scanned by a microscope. Since it is highly probable that it does not exist in the area, it cannot be practically detected. Further, in a silicon wafer having a resistivity of not more than 0.02 ⁇ ⁇ cm, crystal defects are hardly evident in the above-described liquid for selective etching.
- the present invention has been made to solve the above problems, and can easily detect the number and position of crystal defects formed on the surface of a silicon wafer. It is intended to provide a way.
- etching of the natural oxide film formed on the surface of the silicon substrate and etching of the silicon surface for the purpose of removing crystal defects generated on the surface of the silicon substrate are performed. Is performed in a hydrogen atmosphere at normal pressure in a temperature range of 110 ° C. to 1200 ° C. In this temperature range, the etching of the natural oxide film and the etching of the silicon surface are instantaneously completed.
- the etching of the natural oxide film with hydrogen can be performed at a temperature of 900 ° C. or more in a hydrogen atmosphere at normal pressure.
- the etching rate of the silicon surface by hydrogen is as follows. When the temperature is lower than 0, the temperature is sharply reduced, and when the temperature is lower than 180 ° C., almost no etching is performed.
- the silicon wafer is heat-treated at a temperature of 900 ° C. or more and 180 ° C. or less in a hydrogen atmosphere at normal pressure, the natural oxide film is completely removed, but the surface of the silicon wafer is almost completely removed. It is not etched, the surface state is maintained, and surface defects are preserved without being removed.
- the crystal defects appearing on the surface of the epitaxy layer have irregularities, when measured by a light scattering type particle inspection device, the crystal defects are detected in the same manner as the particles.
- the present invention has been made based on such findings, and the crystal defect inspection body of the silicon wafer of the present invention has an epitaxial growth on the surface of a mirror surface wafer from which a natural oxide film has been removed without removing a surface defect. And performing crystal defects having irregularities on the surface of the epitaxial layer.
- Such a crystal defect inspection body is formed by growing an epitaxy layer on the surface of the mirror surface A8 which has been subjected to a heat treatment step of removing a natural oxide film without removing the surface defect of the mirror surface E18. It is characterized by being manufactured by an epitaxy growth step in which crystal defects having irregularities on the surface of the layer are developed.
- the heat treatment step and the epitaxy growth step are preferably performed in a hydrogen atmosphere at normal pressure at a temperature of 900 ° C. or more and 180 ° C. or less.
- the crystal defect detection method of the present invention relates to an inspection method capable of easily detecting the number and position of occurrence of crystal defects formed on the surface of a silicon wafer using the inspection object.
- the oxide film is removed, but the heat treatment is performed under the temperature condition that the surface condition of the silicon layer is maintained.
- the heat treatment and the growth of the epitaxial layer are performed in a hydrogen atmosphere at normal pressure at a temperature of 900 ° C. or more and 180 ° C. or less.
- FIG. 1 is a graph showing the correlation between the number of etch bits on the surface of the epitaxial layer and the number of crystal defects corresponding to the number of particles.
- FIG. 2 shows the number and location of crystal defects formed on the surface of silicon wafers.
- 1 is a crystal defect test object, and 2 is a crystal defect.
- the crystal defect density was varied by changing the single crystal pulling conditions and the furnace internal structure of the pulling furnace.
- the diameter was 200 mm and the resistivity was 0.11 ⁇ cm to 0.02 ⁇ .
- Nine cm, p-type silicon single crystal rods were prepared in advance.
- the silicon single crystal rod is sliced into thin slices, and the surface is polished to a mirror surface to obtain a mirror surface having a plane orientation of (100).
- the mirror surface 18 was divided into two sets for selective etching and vapor phase growth for each silicon single crystal rod.
- the mirror surface for selective etching is etched using the Seco solution, and the occurrence of surface defects revealed as etch pits due to the selective etching is observed using a normalski type differential interference microscope.
- Microscopic observation was performed by scanning the principal surface of the selectively etched mirror surface A8 crosswise in a diametric direction at a magnification of 100 times, and based on the number of observed etchpits and the area of the measurement area, the etch pits per silicon wafer. A number was calculated and done.
- the mirror surface 18 for vapor phase growth is placed in a vapor phase growth furnace maintained in a hydrogen atmosphere and subjected to a heat treatment at 150 ° C. for 3 minutes under normal pressure. while maintaining the temperature state (1 0 5 0 ° C) , to supply trichlorosilane (S i HC 1 3) as a source gas, a thickness of 4 111, the Epitakisharu layer resistivity 5 Omega ⁇ cm at ordinary pressure Vapor-phase growth was performed to obtain a crystal defect inspection body.
- FIG. 1 shows the relationship between the number of particles on the surface of the epitaxial layer and the number of etch pits measured by the light scattering type particle inspection apparatus in the present embodiment.
- FIG. 2 shows an example in which a crystal defect 2 revealed on the surface of a crystal defect inspection body 1 created based on the inspection procedure is measured by a light scattering type particle inspection apparatus.
- crystal defects 2 appearing on the surface of the epitaxy layer grown under the above conditions were detected by a light scattering type particle inspection device, and thus, as in the case of conventional particle detection, Since the map 1 can be output over the entire surface 1, the number and location of crystal defects formed on the surface of the mirror surface A8 can be easily known.
- the number and position of occurrence of crystal defects formed on the mirror surface of the mirror surface ⁇ A8 are based on force detected information indicating that the defect can be detected by the light scattering particle inspection apparatus.
- FIB Focused Ion Beam
- the present invention is applicable not only to crystal defects caused by crystal growth, but also to defects caused by so-called processing, which are generated in a mirror polishing step or a subsequent mirror manufacturing step.
- the crystal defect inspection device of the present invention is used to detect crystal defects using a light scattering type particle inspection device, and the same crystal defect inspection device is non-selected by mirror polishing or mixed acid of hydrofluoric acid and nitric acid.
- the epitaxy layer is removed by selective etching to make the surface mirror-finished, and the epitaxy layer is grown again by the method of the present invention. And defects caused by crystal growth can be separated.
- the measurement target is not limited to the mirror surface, and irregularities are formed by performing epitaxial growth, for example, surface defects with little irregularities formed when the surface of the silicon epitaxial layer 18 is further polished into a mirror surface. Can do Then, the same applies to silicon wafers other than mirror surface wafers. Industrial applicability
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/914,044 US6753955B2 (en) | 1999-12-24 | 2000-12-22 | Inspection device for crystal defect of silicon wafer and method for detecting crystal defect of the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11/365947 | 1999-12-24 | ||
JP36594799 | 1999-12-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001048810A1 true WO2001048810A1 (fr) | 2001-07-05 |
Family
ID=18485530
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2000/009135 WO2001048810A1 (fr) | 1999-12-24 | 2000-12-22 | Dispositif d'inspection des defauts de cristal d'une plaquette de silicium et procede de detection des defauts de cristal de cette plaquette |
Country Status (3)
Country | Link |
---|---|
US (1) | US6753955B2 (ja) |
TW (1) | TW473894B (ja) |
WO (1) | WO2001048810A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007273977A (ja) * | 2006-03-31 | 2007-10-18 | Soitec Silicon On Insulator Technologies | バルク基板中の結晶欠陥を顕在化する方法 |
US7642198B2 (en) | 2004-03-29 | 2010-01-05 | Shin-Etsu Handotai Co., Ltd. | Method for evaluating crystal defects of silicon wafer |
JP2011049522A (ja) * | 2009-07-31 | 2011-03-10 | Sumco Corp | エピタキシャルウェーハの評価方法及びエピタキシャルウェーハの製造方法 |
JP2011119528A (ja) * | 2009-12-04 | 2011-06-16 | Shin Etsu Handotai Co Ltd | 半導体単結晶基板の結晶欠陥評価方法 |
JP2013118333A (ja) * | 2011-12-05 | 2013-06-13 | Shin Etsu Handotai Co Ltd | エピタキシャルウエーハの欠陥評価方法 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040253931A1 (en) * | 2003-06-10 | 2004-12-16 | Jakob Bonnelykke | Rotator with rim select functionality |
FR2867309B1 (fr) * | 2004-03-02 | 2006-06-23 | Commissariat Energie Atomique | Procede de revelation des dislocations emergentes dans un materiau cristallin |
JP4604889B2 (ja) * | 2005-05-25 | 2011-01-05 | 株式会社Sumco | シリコンウェーハの製造方法、並びにシリコン単結晶育成方法 |
CN104599993B (zh) * | 2014-12-31 | 2018-08-24 | 杭州士兰集成电路有限公司 | 一种检测硅衬底质量的方法 |
JP2022178817A (ja) * | 2021-05-21 | 2022-12-02 | 株式会社Sumco | シリコン単結晶インゴットの評価方法、シリコンエピタキシャルウェーハの評価方法、シリコンエピタキシャルウェーハの製造方法およびシリコン鏡面ウェーハの評価方法 |
CN114280069A (zh) * | 2021-12-21 | 2022-04-05 | 上海新昇半导体科技有限公司 | 晶体缺陷的检测方法及晶棒生长方法 |
CN114717639B (zh) * | 2022-06-07 | 2022-09-16 | 浙江大学杭州国际科创中心 | 基于光电化学腐蚀工艺定位氧化镓晶片表面缺陷的方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0796933A2 (en) * | 1996-03-22 | 1997-09-24 | Shin-Etsu Handotai Company Limited | A method for detecting crystal defects in a silicon single crystal substrate |
JPH11100299A (ja) * | 1997-09-29 | 1999-04-13 | Mitsubishi Materials Silicon Corp | 薄膜エピタキシャルウェーハの製造方法およびこの方法により製造された薄膜エピタキシャルウェーハ |
JPH11237225A (ja) * | 1997-11-28 | 1999-08-31 | Hitachi Ltd | 欠陥検査装置 |
JP2000228364A (ja) * | 1999-02-05 | 2000-08-15 | Hitachi Ltd | エピタキシャルウェハの製造方法および半導体装置の製造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6413874B1 (en) * | 1997-12-26 | 2002-07-02 | Canon Kabushiki Kaisha | Method and apparatus for etching a semiconductor article and method of preparing a semiconductor article by using the same |
US6171982B1 (en) * | 1997-12-26 | 2001-01-09 | Canon Kabushiki Kaisha | Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same |
JP3955674B2 (ja) * | 1998-03-19 | 2007-08-08 | 株式会社東芝 | 半導体ウェーハの製造方法及び半導体装置の製造方法 |
JP3319397B2 (ja) * | 1998-07-07 | 2002-08-26 | 信越半導体株式会社 | 半導体製造装置およびこれを用いたエピタキシャルウェーハの製造方法 |
US6143629A (en) * | 1998-09-04 | 2000-11-07 | Canon Kabushiki Kaisha | Process for producing semiconductor substrate |
-
2000
- 2000-12-22 US US09/914,044 patent/US6753955B2/en not_active Expired - Fee Related
- 2000-12-22 WO PCT/JP2000/009135 patent/WO2001048810A1/ja active Application Filing
- 2000-12-22 TW TW089127722A patent/TW473894B/zh not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0796933A2 (en) * | 1996-03-22 | 1997-09-24 | Shin-Etsu Handotai Company Limited | A method for detecting crystal defects in a silicon single crystal substrate |
JPH11100299A (ja) * | 1997-09-29 | 1999-04-13 | Mitsubishi Materials Silicon Corp | 薄膜エピタキシャルウェーハの製造方法およびこの方法により製造された薄膜エピタキシャルウェーハ |
JPH11237225A (ja) * | 1997-11-28 | 1999-08-31 | Hitachi Ltd | 欠陥検査装置 |
JP2000228364A (ja) * | 1999-02-05 | 2000-08-15 | Hitachi Ltd | エピタキシャルウェハの製造方法および半導体装置の製造方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7642198B2 (en) | 2004-03-29 | 2010-01-05 | Shin-Etsu Handotai Co., Ltd. | Method for evaluating crystal defects of silicon wafer |
JP2007273977A (ja) * | 2006-03-31 | 2007-10-18 | Soitec Silicon On Insulator Technologies | バルク基板中の結晶欠陥を顕在化する方法 |
JP2011049522A (ja) * | 2009-07-31 | 2011-03-10 | Sumco Corp | エピタキシャルウェーハの評価方法及びエピタキシャルウェーハの製造方法 |
JP2011119528A (ja) * | 2009-12-04 | 2011-06-16 | Shin Etsu Handotai Co Ltd | 半導体単結晶基板の結晶欠陥評価方法 |
JP2013118333A (ja) * | 2011-12-05 | 2013-06-13 | Shin Etsu Handotai Co Ltd | エピタキシャルウエーハの欠陥評価方法 |
Also Published As
Publication number | Publication date |
---|---|
TW473894B (en) | 2002-01-21 |
US6753955B2 (en) | 2004-06-22 |
US20020167661A1 (en) | 2002-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5032168B2 (ja) | バルク基板中の結晶欠陥を顕在化する方法 | |
US6861268B2 (en) | Method for inspecting silicon wafer, method for manufacturing silicon wafer, method for fabricating semiconductor device, and silicon wafer | |
WO2001048810A1 (fr) | Dispositif d'inspection des defauts de cristal d'une plaquette de silicium et procede de detection des defauts de cristal de cette plaquette | |
KR20180083326A (ko) | 결함영역의 판정방법 | |
JP3753382B2 (ja) | 薄いSi/SiGe二重層において結晶欠陥を測定する方法 | |
JP7442839B2 (ja) | 薄膜層の欠陥検出方法 | |
JP5521775B2 (ja) | 単結晶シリコンウェーハの評価方法 | |
JP6536502B2 (ja) | パーティクルカウンタ校正用ウェーハの作製方法 | |
JP2018163951A (ja) | 半導体単結晶基板の結晶欠陥検出方法 | |
JPH11145088A (ja) | シリコンウェーハを用いた半導体ウェーハ研磨加工の良否評価方法 | |
JPH0862122A (ja) | シリコンウェーハの酸素析出欠陥密度評価方法 | |
US8003550B2 (en) | Method for revealing emergent dislocations in a germanium-base crystalline element | |
KR100384680B1 (ko) | 반도체 웨이퍼 결함 검출 방법 | |
JP4003943B2 (ja) | シリコンウエハの八面体ボイドの評価方法 | |
JP2003142544A (ja) | シリコンウエハの微小欠陥の評価方法 | |
CN116642914B (zh) | 一种重掺砷低电阻率硅单晶微缺陷的检测方法 | |
JPH1174493A (ja) | Soiウエーハの欠陥検査方法 | |
JP2002368000A (ja) | シリコンウェーハの評価方法 | |
JP5463884B2 (ja) | 半導体単結晶基板の結晶欠陥評価方法 | |
JP2000510290A (ja) | 表面インスペクション機器の較正及びチェックのための標準及びこの標準の製造のための方法 | |
JP2016100440A (ja) | 炭化珪素基板の製造方法 | |
JPH09199561A (ja) | シリコンウェーハの評価方法 | |
JP2022175082A (ja) | 半導体単結晶基板の結晶欠陥評価方法 | |
CN117280083A (zh) | 硅单晶锭的评价方法、硅外延晶片的评价方法、硅外延晶片的制造方法及硅镜面晶片的评价方法 | |
JP2005101508A (ja) | 結晶欠陥の評価方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR SG US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 548429 Kind code of ref document: A Format of ref document f/p: F |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 09914044 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |